ADF6941BCC

Ultralow Jitter, 4.5GHz Clock Distributor with 11 Outputs and JESD204B/C Support

Schematic Symbol

Pin Configuration (52 pins)

Pin	Name	Type
8	OSCP	input
9	OSCN	input
43	REFP	input
44	REFN	input
41	SYNCP	input
42	SYNCN	input
37	CSB	input
39	SCLK	input
38	SDIO	input
40	SDO	output
14	CE	input
11	ENPLL	input
13	ENBUFFER	input
2	MUXOUT_/_LD	output
4	DELADJ	input
5	DELSTR	input
12	V3_OSC	power_in
47	V5_CP	power_in
45	V3_REF	power_in
34	V3_ULPN0	power_in
31	V3_ULPN1	power_in
28	V3_ULPN2	power_in
25	V3_ULPN3	power_in
23	V3_LPN	power_in
18	3V_LV	power_in
3	V3_NDIV	power_in
1	V3_LDO	power_in
6	V3_LS	power_in
46	V3_PFD	power_in
48	CP	output
36	ULPN0P	output
35	ULPN0N	output
33	ULPN1P	output
32	ULPN1N	output
30	ULPN2P	output
29	ULPN2N	output
27	ULPN3P	output
26	ULPN3N	output
22	LPNP	output
21	LPNN	output
17	LVP	output
16	LVN	output
49	EP	power_in
50	EP	power_in
52	EP	power_in
51	EP	power_in
7	GND	power_in
10	GND	power_in
15	GND	power_in
19	GND	power_in
20	GND	power_in
24	GND	power_in

Footprint

This symbol has no default footprint. It's typically a generic part where the footprint depends on the package you choose.

Comments

Loading comments...

Sign in to leave a comment.