Back to browse

DP83848CVV

PHYTER™ QFP Single Port 10/100Mb/s Ethernet Physical Layer Transceiver

Schematic Symbol

DP83848CVVMDCTCKTMS~{TRST}TDITX_ENTXD_0TXD_1TXD_2TXD_3/SNI_MODEAVDD33IOVDD33IOVDD33X1PWR_DOWN/INTRESET_NRBIASPFBIN1PFBIN2AGNDAGNDDGNDIOGNDIOGNDMDIOTDOTD_+TD_-RD_+RD_-TX_CLKRX_CLKRX_ER/MDIX_ENRX_DV/MII_MODERXD_0/PHYAD1RXD_1/PHYAD2RXD_2/PHYAD3RXD_3/PHYAD4LED_ACT/COL/AN_ENLED_SPEED/AN1LED_LINK/AN0X2CLK_OUTCRS/CRS_DV/LED_CFGCOL/PHYAD0PFBOUTRESERVEDRESERVED

Pin Configuration (48 pins)

PinNameType
30MDIObidirectional
31MDCinput
8TCKinput
10TMSinput
11~{TRST}input
12TDIinput
9TDOoutput
17TD_+bidirectional
16TD_-bidirectional
14RD_+bidirectional
13RD_-bidirectional
1TX_CLKoutput
2TX_ENinput
3TXD_0input
4TXD_1input
5TXD_2input
6TXD_3/SNI_MODEinput
38RX_CLKoutput
41RX_ER/MDIX_ENoutput
39RX_DV/MII_MODEoutput
43RXD_0/PHYAD1output
44RXD_1/PHYAD2output
45RXD_2/PHYAD3output
46RXD_3/PHYAD4output
22AVDD33power_in
32IOVDD33power_in
48IOVDD33power_in
26LED_ACT/COL/AN_ENoutput
27LED_SPEED/AN1output
28LED_LINK/AN0output
34X1input
33X2output
25CLK_OUToutput
7PWR_DOWN/INTinput
29RESET_Ninput
40CRS/CRS_DV/LED_CFGoutput
42COL/PHYAD0output
24RBIASinput
18PFBIN1input
37PFBIN2input
23PFBOUToutput
20RESERVEDbidirectional
21RESERVEDbidirectional
15AGNDpower_in
19AGNDpower_in
36DGNDpower_in
35IOGNDpower_in
47IOGNDpower_in

Footprint

This symbol has no default footprint. It's typically a generic part where the footprint depends on the package you choose.

Comments

Loading comments...

Sign in to leave a comment.

SymbolDownload Library

Details

Pin Count48