Back to browse
CERN_aCCURATE
Leakage Currents Evaluation Test Chip
Schematic Symbol
Pin Configuration (54 pins)
| Pin | Name | Type |
|---|---|---|
| 2 | 2 | power_in |
| 3 | 3 | power_in |
| 18 | 18 | passive |
| 16 | 16 | passive |
| 1 | 1 | power_in |
| 17 | 17 | passive |
| 15 | 15 | passive |
| 14 | 14 | passive |
| 5 | 5 | power_in |
| 8 | 8 | passive |
| L2 | L2 | power_in |
| L3 | L3 | power_in |
| L18 | L18 | passive |
| L16 | L16 | passive |
| L1 | L1 | power_in |
| L17 | L17 | passive |
| L15 | L15 | passive |
| L14 | L14 | passive |
| L5 | L5 | power_in |
| L8 | L8 | passive |
| D2 | Vin1- | power_in |
| D3 | Vin1+ | power_in |
| D18 | Vin2- | input |
| D16 | Vin3- | input |
| D1 | Vin+ | power_in |
| D17 | Vin+ | input |
| D15 | Vin+ | input |
| D14 | Vbias2 | input |
| D5 | Vbias3 | power_in |
| D8 | InIt | passive |
| D7 | Out1 | passive |
| D9 | Out2 | passive |
| D11 | Out3 | passive |
| D4 | Vdd | power_in |
| D12 | Vdd | passive |
| D6 | Vss | power_in |
| D10 | Vss | passive |
| D13 | Vss | power_in |
| L7 | L7 | passive |
| L9 | L9 | passive |
| L11 | L11 | passive |
| L4 | L4 | power_in |
| L12 | L12 | passive |
| L6 | L6 | power_in |
| L10 | L10 | passive |
| L13 | L13 | power_in |
| 7 | 7 | passive |
| 9 | 9 | passive |
| 11 | 11 | passive |
| 4 | 4 | power_in |
| 12 | 12 | passive |
| 6 | 6 | power_in |
| 10 | 10 | passive |
| 13 | 13 | power_in |
Footprint
This symbol has no default footprint. It's typically a generic part where the footprint depends on the package you choose.