Back to browse
Q_PJFET_SDG
P-JFET transistor, source/drain/gate
Schematic Symbol
Pin Configuration (3 pins)
| Pin | Name | Type |
|---|---|---|
| 1 | S | passive |
| 2 | D | passive |
| 3 | G | input |
Footprint
This symbol has no default footprint. It's typically a generic part where the footprint depends on the package you choose.