Back to browse

AD9520-5

12 LVPECL/24 CMOS Output Clock Generator

Schematic Symbol

AD9520-5REF_SELCPRSETRSETNCNCREFIN_(REF1)~{REFIN}_(REF2)CLK~{CLK}~{PD}~{SYNC}~{RESET}SCLK/SCL~{CS}SP1SP0EEPROMVSVSVSVSVSVSVSVSVSVSEP(GND)VCPVS_DRVVS_DRVVS_DRVVS_DRVGNDGNDLDSTATUSREFMONCPSDIO/SDASDOOUT0_(OUT0A)~{OUT0}_(OUT0B)OUT1_(OUT1A)~{OUT1}_(OUT1B)OUT2_(OUT2A)~{OUT2}_(OUT2B)OUT3_(OUT3A)~{OUT3}_(OUT3B)OUT4_(OUT4A)~{OUT4}_(OUT4B)OUT5_(OUT5A)~{OUT5}_(OUT5B)OUT6_(OUT6A)~{OUT6}_(OUT6B)OUT7_(OUT7A)~{OUT7}_(OUT7B)OUT8_(OUT8A)~{OUT8}_(OUT8B)OUT9_(OUT9A)~{OUT9}_(OUT9B)OUT10_(OUT10A)~{OUT10}_(OUT10B)OUT11_(OUT11A)~{OUT11}_(OUT11B)

Pin Configuration (65 pins)

PinNameType
3LDoutput
6STATUSoutput
2REFMONoutput
7REF_SELinput
62CPRSETinput
58RSETinput
9NCpassive
5CPoutput
10NCpassive
64REFIN_(REF1)input
63~{REFIN}_(REF2)input
13CLKinput
14~{CLK}input
24~{PD}input
8~{SYNC}input
23~{RESET}input
16SCLK/SCLinput
17SDIO/SDAbidirectional
18SDOtri_state
15~{CS}input
20SP1input
21SP0input
22EEPROMinput
1VSpower_in
11VSpower_in
12VSpower_in
32VSpower_in
40VSpower_in
41VSpower_in
49VSpower_in
57VSpower_in
60VSpower_in
61VSpower_in
65EP(GND)power_in
56OUT0_(OUT0A)output
55~{OUT0}_(OUT0B)output
53OUT1_(OUT1A)output
52~{OUT1}_(OUT1B)output
51OUT2_(OUT2A)output
50~{OUT2}_(OUT2B)output
48OUT3_(OUT3A)output
47~{OUT3}_(OUT3B)output
45OUT4_(OUT4A)output
44~{OUT4}_(OUT4B)output
43OUT5_(OUT5A)output
42~{OUT5}_(OUT5B)output
33OUT6_(OUT6A)output
34~{OUT6}_(OUT6B)output
36OUT7_(OUT7A)output
37~{OUT7}_(OUT7B)output
38OUT8_(OUT8A)output
39~{OUT8}_(OUT8B)output
25OUT9_(OUT9A)output
26~{OUT9}_(OUT9B)output
28OUT10_(OUT10A)output
29~{OUT10}_(OUT10B)output
30OUT11_(OUT11A)output
31~{OUT11}_(OUT11B)output
4VCPpower_in
27VS_DRVpower_in
35VS_DRVpower_in
46VS_DRVpower_in
54VS_DRVpower_in
19GNDpower_in
59GNDpower_in

Footprint

This symbol has no default footprint. It's typically a generic part where the footprint depends on the package you choose.

Comments

Loading comments...

Sign in to leave a comment.

SymbolDownload Library

Details

LibraryLogic
Pin Count65