Back to browse
CDCLVC1108PW
3.3V and 2.5V LVCMOS 1:8 High-Performance Clock Buffer
Schematic Symbol
Pin Configuration (16 pins)
| Pin | Name | Type |
|---|---|---|
| 1 | CLKIN | input |
| 2 | 1G | input |
| 5 | VDD | power_in |
| 10 | VDD | power_in |
| 14 | VDD | power_in |
| 3 | Y0 | output |
| 16 | Y1 | output |
| 13 | Y2 | output |
| 15 | Y3 | output |
| 6 | Y4 | output |
| 11 | Y5 | output |
| 8 | Y6 | output |
| 9 | Y7 | output |
| 4 | GND | power_in |
| 7 | GND | power_in |
| 12 | GND | power_in |
Footprint
This symbol has no default footprint. It's typically a generic part where the footprint depends on the package you choose.