Back to browse
MC100EPT622
3.3 V LVTTL/LVCMOS to LVPECL Translator
Schematic Symbol
Pin Configuration (33 pins)
| Pin | Name | Type |
|---|---|---|
| 26 | D0 | input |
| 27 | D1 | input |
| 29 | D2 | input |
| 30 | D3 | input |
| 31 | D4 | input |
| 1 | D5 | input |
| 2 | D6 | input |
| 3 | D7 | input |
| 4 | D8 | input |
| 5 | D9 | input |
| 7 | ENPECL | input |
| 6 | ENTTL | input |
| 13 | VCC | power_in |
| 9 | VCCO | power_in |
| 16 | VCCO | power_in |
| 17 | VCCO | power_in |
| 20 | VCCO | power_in |
| 24 | VCCO | power_in |
| 25 | VCCO | power_in |
| 32 | VCCO | power_in |
| 23 | Q0 | output |
| 22 | Q1 | output |
| 21 | Q2 | output |
| 19 | Q3 | output |
| 18 | Q4 | output |
| 15 | Q5 | output |
| 14 | Q6 | output |
| 12 | Q7 | output |
| 11 | Q8 | output |
| 10 | Q9 | output |
| 8 | VEE | power_in |
| 28 | VEE | power_in |
| 33 | EP | power_in |
Footprint
This symbol has no default footprint. It's typically a generic part where the footprint depends on the package you choose.
