Back to browse
ADF4350
137.5-4400MHz fractional-N PLL, LFCSP-32
Schematic Symbol
Pin Configuration (33 pins)
| Pin | Name | Type |
|---|---|---|
| 1 | CLK | input |
| 2 | DATA | input |
| 3 | LE | input |
| 4 | CE | input |
| 5 | SW | input |
| 6 | Vp | power_in |
| 7 | CPout | input |
| 8 | CPGND | power_in |
| 9 | AGND | power_in |
| 10 | AVDD | power_in |
| 11 | AGNDVCO | power_in |
| 12 | RF_OUT_A+ | output |
| 13 | RF_OUT_A- | output |
| 14 | RF_OUT_B+ | output |
| 15 | RF_OUT_B- | output |
| 16 | VVCO | power_in |
| 17 | VVCO | power_in |
| 18 | AGNDVCO | power_in |
| 19 | TEMP | input |
| 20 | VTUNE | input |
| 21 | AGNDVCO | power_in |
| 22 | RSET | input |
| 23 | VCOM | input |
| 24 | VREF | input |
| 25 | LD | input |
| 26 | PDB_RF | input |
| 27 | DGND | power_in |
| 28 | DVDD | power_in |
| 29 | REFIN | input |
| 30 | MUXOUT | output |
| 31 | SDGND | power_in |
| 32 | SDVDD | power_in |
| 33 | EP | power_in |
Footprint
ConfirmedPackage_CSP/LFCSP-32-1EP_5x5mm_P0.5mm_EP3.25x3.25mm
Pad Layout
—
—
—
—
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
Pads (37)
| Number | Type |
|---|---|
| — | smd |
| — | smd |
| — | smd |
| — | smd |
| 1 | smd |
| 2 | smd |
| 3 | smd |
| 4 | smd |
| 5 | smd |
| 6 | smd |
| 7 | smd |
| 8 | smd |
| 9 | smd |
| 10 | smd |
| 11 | smd |
| 12 | smd |
| 13 | smd |
| 14 | smd |
| 15 | smd |
| 16 | smd |
| 17 | smd |
| 18 | smd |
| 19 | smd |
| 20 | smd |
| 21 | smd |
| 22 | smd |
| 23 | smd |
| 24 | smd |
| 25 | smd |
| 26 | smd |
| 27 | smd |
| 28 | smd |
| 29 | smd |
| 30 | smd |
| 31 | smd |
| 32 | smd |
| 33 | smd |