Reference schematic

ESP32PoEAlarm

AlexTischer-ESP32PoEAlarm-ESP32PoEAlarm-schematic

Loading the viewer…

AlexTischer-ESP32PoEAlarm-ESP32PoEAlarm-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
35Placed parts
0Net labels
KiCad 8File format

Bill of materials

35 distinct parts

33 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
D11N4007Diode:1N4007
D21N4007Diode:1N4007
H1MountingHoleMechanical:MountingHole
H2MountingHoleMechanical:MountingHole
H3MountingHoleMechanical:MountingHole
H4MountingHoleMechanical:MountingHole
J1Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J10Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J11Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J12Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J13Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J14Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J15Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J16Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J17Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J18Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J19Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J2Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J3Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J4Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J5Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J6Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J7Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J8Screw_Terminal_01x03Connector:Screw_Terminal_01x03
J9Screw_Terminal_01x03Connector:Screw_Terminal_01x03
K1G5V-1Relay:G5V-1
K2G5V-1Relay:G5V-1
Q1BC547Transistor_BJT:BC547
Q2BC547Transistor_BJT:BC547
R11000Device:R
R21000Device:R
R32200Device:R
R42200Device:R
U1ESP32-POEESP32-POE:ESP32-POE
U3MCP23017_SPInterface_Expansion:MCP23017_SP

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.