Reference schematic

HW Develop

IoTCloudStudio-HW_Develop-13-HW_Develop-schematic

Loading the viewer…

IoTCloudStudio-HW_Develop-13-HW_Develop-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
55Placed parts
4Net labels
KiCad 7File format

Bill of materials

55 distinct parts

55 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
C12100nDevice:C
C9470u 50vDevice:C_Polarized
D11LED VERDEDevice:LED
D121.5KE30ADiode:1.5KExxA
D131N4746ADiode:1N47xxA
D161N4746ADiode:1N47xxA
D171N4746ADiode:1N47xxA
D181N5819Diode:1N5819
D191N4746ADiode:1N47xxA
D291N4746ADiode:1N47xxA
D301N4746ADiode:1N47xxA
D311N5819Diode:1N5819
D321N5819Diode:1N5819
D331N4746ADiode:1N47xxA
D91N4746ADiode:1N47xxA
DCDC1IN-Connector:Conn_01x01_Pin
DCDC2OUT+Connector:Conn_01x01_Pin
DCDC3OUT-Connector:Conn_01x01_Pin
DCDC4IN+Connector:Conn_01x01_Pin
DCDC5IN-Connector:Conn_01x01_Pin
DCDC6OUT+Connector:Conn_01x01_Pin
DCDC7OUT-Connector:Conn_01x01_Pin
DCDC8IN+Connector:Conn_01x01_Pin
F1Fuse 10ADevice:Fuse
F2Fuse 10ADevice:Fuse
IN_BATScrew_Terminal_01x02Connector:Screw_Terminal_01x02
IN_PANELScrew_Terminal_01x02Connector:Screw_Terminal_01x02
J3INA219Connector:Conn_01x06_Pin
J9INA219Connector:Conn_01x06_Pin
Q11IRFZ44NTransistor_FET:IRLIZ44N
Q12IRF4905Transistor_FET:IRF4905
Q13BC546Transistor_BJT:BC546
Q14IRF4905Transistor_FET:IRF4905
Q15BC337Transistor_BJT:BC337
Q16BC327Transistor_BJT:BC327
Q17BC546Transistor_BJT:BC546
Q8IRFZ44NTransistor_FET:IRLIZ44N
R250,1 (2w)Device:R
R260,1 (2w)Device:R
R28220 (1W)Device:R
Show the other 15
R293.9KDevice:R
R30220 (1W)Device:R
R310,1 (2w)Device:R
R36220kDevice:R
R37220 (1W)Device:R
R4010kDevice:R
R460,1 (2w)Device:R
R470,1 (2w)Device:R
R480,1 (2w)Device:R
R49220 (1W)Device:R
R503.9KDevice:R
R5110kDevice:R
R52100kDevice:R
R5310kDevice:R
R80100kDevice:R

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.