Reference schematic

FuzzyDuck

Jegeva-FuzzyDuck-2-FuzzyDuck-schematic

Loading the viewer…

Jegeva-FuzzyDuck-2-FuzzyDuck-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
33Placed parts
17Net labels
KiCad 6 pre-releaseFile format

Bill of materials

33 distinct parts

31 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
C6710nFDevice:C_Small
C68100nFDevice:C_Small
D5MMSZ4678-TPMSCT-ND‎Device:D_Zener_Small
D6MMSZ4678-TPMSCT-ND‎Device:D_Zener_Small
D7MMSZ4678-TPMSCT-ND‎Device:D_Zener_Small
D8MMSZ4678-TPMSCT-ND‎Device:D_Zener_Small
D9LED_SmallDevice:LED_Small
J32Conn_01x06_MaleConnector:Conn_01x06_Male
J33Conn_02x03_Counter_ClockwiseConnector_Generic:Conn_02x03_Odd_Even
R49100Device:R_Small
R504.7kDevice:R_Small
R514.7kDevice:R_Small
R521kDevice:R_Small
R531kDevice:R_Small
R54100Device:R_Small
R55100Device:R_Small
R56100Device:R_Small
R571kDevice:R_Small
R581kDevice:R_Small
R591kDevice:R_Small
R60100Device:R_Small
R61100Device:R_Small
R62200Device:R_Small
R631.8kDevice:R_Small
R641.8kDevice:R_Small
R6550Device:R_Small
R6650Device:R_Small
R6750Device:R_Small
R6850Device:R_Small
SW2SW_SPSTSwitch:SW_SPST
U11XC7A100T-FGG484FPGA_Xilinx_Artix7:XC7A100T-FGG484
U16MT25Q128-8-ESF_SO16Fuzzy1:MT25Qxxxxxxx8ESF_SO16
X1ASTMLPE-18-100.000MHZ-LJ-E-T Oscillator:ASE-xxxMHz

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.