Reference schematic

EPC Aegis 2025

MUNAKATA-EPC-Aegis_2025-19-Aegis_2025-schematic

Loading the viewer…

MUNAKATA-EPC-Aegis_2025-19-Aegis_2025-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
32Placed parts
32Net labels
KiCad 7File format

Bill of materials

32 distinct parts

28 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
BNO1~BNO055:BNO055
C1CDevice:C
C2CDevice:C
D1LEDDevice:LED
D2NeoPixel_THTLED:NeoPixel_THT
D3NeoPixel_THTLED:NeoPixel_THT
D4NeoPixel_THTLED:NeoPixel_THT
D5NeoPixel_THTLED:NeoPixel_THT
D6NeoPixel_THTLED:NeoPixel_THT
D7NeoPixel_THTLED:NeoPixel_THT
J112V_INConnector:Conn_01x02_Pin
J2MDConnector:Conn_01x04_Pin
J3MDConnector:Conn_01x04_Pin
J4Conn_01x04_PinConnector:Conn_01x04_Pin
J5Conn_01x03_PinConnector:Conn_01x03_Pin
J6Conn_01x05_PinConnector:Conn_01x05_Pin
J7Conn_01x03_PinConnector:Conn_01x03_Pin
J8Conn_02x07_Top_BottomConnector_Generic:Conn_02x07_Top_Bottom
J9Conn_01x04_PinConnector:Conn_01x04_Pin
L3GD20H1~L3GD20H:L3GD20H
R1RDevice:R
R2RDevice:R
R3RDevice:R
RV1R_Potentiometer_Trim_USDevice:R_Potentiometer_Trim_US
RV2R_Potentiometer_Trim_USDevice:R_Potentiometer_Trim_US
RV3R_Potentiometer_Trim_USDevice:R_Potentiometer_Trim_US
SW1SW_DPST_x2Switch:SW_DPST_x2
SW2SW_DPST_x2Switch:SW_DPST_x2
SW3SW_DPST_x2Switch:SW_DPST_x2
SW4SW_PushSwitch:SW_Push
U1Teensy4.0teensy:Teensy4.0
U2SeeeduinoXIAOSeeeduino XIAO:SeeeduinoXIAO

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.