Get Trace

Reference schematic

FMS ESP32

Stevemwa-FMS_ESP32-2-FMS_ESP32-schematic

Loading the viewer…

Stevemwa-FMS_ESP32-2-FMS_ESP32-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
58Placed parts
31Net labels
KiCad 7File format

Bill of materials

58 distinct parts

53 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
BT1Battery_CellDevice:Battery_Cell
C1922pFDevice:C_Small
C20100nFDevice:C_Small
C21100nFDevice:C_Small
C22100nFDevice:C_Small
C2322pFDevice:C_Small
C2422pFDevice:C_Small
C25100uFDevice:C_Small
C26NCDevice:C_Small
C27NCDevice:C_Small
C281uFDevice:C_Small
C29NCDevice:C_Small
C30NCDevice:C_Small
C31100uFDevice:C_Polarized_US
C32100nFDevice:C_Small
C33100nFDevice:C_Small
C34100nFDevice:C_Small
C35100nFDevice:C_Small
D10LEDDevice:LED
D11D_TVSDevice:D_TVS
D12D_TVSDevice:D_TVS
D13LEDDevice:LED
D4D_TVSDevice:D_TVS
D5D_TVSDevice:D_TVS
D6TVSDevice:D_TVS
D7TVSDevice:D_TVS
D8TVSDevice:D_TVS
D9TVSDevice:D_TVS
J10U.FL-R-SMT_01_U.FL-R-SMT_01_:U.FL-R-SMT_01_
J6JAE_SIM_Card_SF72S006Connector:JAE_SIM_Card_SF72S006
J7U.FL-R-SMT_01_U.FL-R-SMT_01_:U.FL-R-SMT_01_
J9U.FL-R-SMT_01_U.FL-R-SMT_01_:U.FL-R-SMT_01_
L327nHDevice:L
Q1BC818Transistor_BJT:BC818
Q2BC818Transistor_BJT:BC818
R1010kDevice:R_Small
R1110kDevice:R_Small
R120RDevice:R_Small
R130RDevice:R_Small
R14300RDevice:R_Small
Show the other 18
R1547kDevice:R_Small
R1647kDevice:R_Small
R1747kDevice:R_Small
R181kDevice:R_Small
R1947kDevice:R_Small
R2010RDevice:R_Small
R2110kDevice:R_Small
R2210kDevice:R_Small
R510kDevice:R_Small
R610kDevice:R_Small
R722RDevice:R_Small
R822RDevice:R_Small
R922RDevice:R_Small
U1024LC32Memory_EEPROM:24LC32
U2SIM7600E-HSIM7600E-H:SIM7600E-H
U3NEO-6M-GPSNEO-6M-GPS:NEO-6M-GPS
U7TXB0108DQSRLogic_LevelTranslator:TXB0108DQSR
U9TXB0108DQSRLogic_LevelTranslator:TXB0108DQSR

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.