Get Trace

Reference layout

Labor Netzteil

ThomasStolt-Labor-Netzteil-Labor-Netzteil-layout

Loading the viewer…

ThomasStolt-Labor-Netzteil-Labor-Netzteil-layout

The project archive carries the board, its project file and the upstream licence. The archive is zstd-compressed (tar.zst).

41Placed parts
65Nets
2Copper layers
66 × 92.2 mmBoard size
yesRouted
KiCad 9File format

Bill of materials

41 distinct parts

39 resolve to something in the catalog — click through to the footprint.

RefValueFootprintQty
C11000uFCapacitor_THT:CP_Radial_D8.0mm_P5.00mm
C2470uF/25VCapacitor_THT:CP_Radial_D8.0mm_P3.50mm
H1H1MountingHole:MountingHole_3.2mm_M3_Pad_Via
H2H2MountingHole:MountingHole_3.2mm_M3_Pad_Via
H3H3MountingHole:MountingHole_3.2mm_M3_Pad_Via
H4H4MountingHole:MountingHole_3.2mm_M3_Pad_Via
J15V_VCCConnector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J10Sec 1 aConnector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J11Sec 2 aConnector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J12Sec 2 bConnector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J13Sec 2 cConnector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J14Sec 2 dConnector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J15Out_1_01Connector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J16Out_1_02Connector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J17Out_2_01Connector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J18Out_2_02Connector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J19VMon_1Connector_PinHeader_1.00mm:PinHeader_1x01_P1.00mm_Vertical
J25V_GNDConnector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J20VMon_2Connector_PinHeader_1.00mm:PinHeader_1x01_P1.00mm_Vertical
J3NeoPixelConnector_JST:JST_XH_B3B-XH-A_1x03_P2.50mm_Vertical
J4FanConnector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical
J5ST7789v2Connector_JST:JST_XH_B8B-XH-A_1x08_P2.50mm_Vertical
J6MAX98375Connector_JST:JST_XH_B7B-XH-A_1x07_P2.50mm_Vertical
J7Sec 1 dConnector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J8Sec 1 cConnector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
J9Sec 1 bConnector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
R1470Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
R101kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
R114.7KResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
R210KResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
R310KResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
R410KResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
R510KResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
R610KResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
R710kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
R81kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
R910kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
U12-Relais-ModulRelais Modul:2-way-relais-module
U274HC245Package_DIP:DIP-20_W7.62mm_LongPads
U3ESP32-DEVKITC-32DRF_Module:ESP32-DevKitC-V4-b
Show the other 1
U4DS18B20Package_TO_SOT_THT:TO-92_Inline

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.