Reference schematic

PICAXE

alnhnt-PICAXE-2-PICAXE-schematic

Loading the viewer…

alnhnt-PICAXE-2-PICAXE-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
53Placed parts
3Net labels
KiCad 8File format

Bill of materials

53 distinct parts

32 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
C15pDevice:C
C2100nDevice:C
C3100nDevice:C
C4100nDevice:C
C55pDevice:C
C647uDevice:C_Polarized
D1LEDDevice:LED
D2LEDDevice:LED
F1500mADevice:Fuse
F2500mADevice:Fuse
JP1Link=TimedJumper:Jumper_2_Bridged
Pad1~PICAXE_Maker:Solder_Connection_Passive
Pad10~PICAXE_Maker:Solder_Connection_Passive
Pad11~PICAXE_Maker:Solder_Connection_Passive
Pad12~PICAXE_Maker:Solder_Connection_Passive
Pad13~PICAXE_Maker:Solder_Connection_Passive
Pad14~PICAXE_Maker:Solder_Connection_Passive
Pad15~PICAXE_Maker:Solder_Connection_Passive
Pad2~PICAXE_Maker:Solder_Connection_Passive
Pad3~PICAXE_Maker:Solder_Connection_Passive
Pad4~PICAXE_Maker:Solder_Connection_Passive
Pad5~PICAXE_Maker:Solder_Connection_Passive
Pad6~PICAXE_Maker:Solder_Connection_Passive
Pad7~PICAXE_Maker:Solder_Connection_Passive
Pad8~PICAXE_Maker:Solder_Connection_Passive
Pad9~PICAXE_Maker:Solder_Connection_Passive
Q1BS170Transistor_FET:BS170
Q22N3904Transistor_BJT:2N3904
Q3IRLB8721PBFTransistor_FET:IRLB8721PBF
Q4IRLU9343Transistor_FET:IRLML9301
R133RDevice:R
R1039kDevice:R
R11100Device:R
R12330kDevice:R
R131kDevice:R
R145k6Device:R
R153k3Device:R
R1610kDevice:R
R17330kDevice:R
R233RDevice:R
Show the other 13
R333RDevice:R
R433RDevice:R
R522kDevice:R
R64R7Device:R
R7100kDevice:R
R81kDevice:R
U1PICAXE_20X2PICAXE:PICAXE_20X2
U2L9110PICAXE_Maker:L9110
U3DC_ConverterPICAXE_Maker:DC_Converter
U4DC_ConverterPICAXE_Maker:DC_Converter
U5MCP7490NPICAXE_Maker:MCP7490N
U6NEO-M8NPICAXE_Maker:NEO-M8N
Y1CrystalDevice:Crystal

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.