Reference schematic

IQ bias lock shield for Red Pitaya/STEMlab 125-14/10

atomlaser-lab-iq-bias-control-iq-bias-control-schematic

Loading the viewer…

atomlaser-lab-iq-bias-control-iq-bias-control-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
58Placed parts
37Net labels
KiCad 6File format

Bill of materials

54 distinct parts

50 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
C1100nDevice:C
C100.47uDevice:C_Polarized
C110.47uDevice:C_Polarized
C120.47uDevice:C_Polarized
C1310uDevice:C_Polarized
C14100nDevice:C
C15100nDevice:C
C164.7uDevice:C_Polarized
C174.7uDevice:C_Polarized
C184.7uDevice:C_Polarized
C194.7uDevice:C_Polarized
C2100nDevice:C
C31uDevice:C_Small
C41uDevice:C_Small
C54.7uDevice:C_Polarized
C7100nDevice:C
C8100nDevice:C
C90.47uDevice:C_Polarized
F12.6ADevice:Fuse
J1Conn_02x13_Odd_EvenConnector_Generic:Conn_02x13_Odd_Even
J2Conn_02x06_Odd_EvenConnector_Generic:Conn_02x06_Odd_Even
J3Conn_01x02_FemaleConnector:Conn_01x02_Female
J4Conn_02x13_Odd_EvenConnector_Generic:Conn_02x13_Odd_Even
J5Conn_02x13_Odd_EvenConnector_Generic:Conn_02x13_Odd_Even
Q1Q_PMOS_GSDDevice:Q_PMOS_GSD
R14.7kDevice:R
R1010kDevice:R
R1110kDevice:R
R121kDevice:R
R131kDevice:R
R141kDevice:R
R151kDevice:R
R22.2kDevice:R
R310kDevice:R
R41.2kDevice:R
R51.2kDevice:R
R61.2kDevice:R
R71.2kDevice:R
R810kDevice:R
R910kDevice:R
Show the other 14
TP1VREFConnector:TestPoint
TP2+5VConnector:TestPoint
TP3VDACConnector:TestPoint
TP4VDDConnector:TestPoint
TP5VSSConnector:TestPoint
TP6AO_0Connector:TestPoint
TP7AO_2Connector:TestPoint
TP8AO_1Connector:TestPoint
TP9AO_3Connector:TestPoint
U1MAX5544project-parts:MAX5544
U2LM4040DBZ-2.5Reference_Voltage:LM4040DBZ-2.5
U3NMA0515SCproject-parts:PDME1-S5-D15-S
U4TL081Amplifier_Operational:TL081
U5Opamp_QuadDevice:Opamp_Quad

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.