Reference schematic

Daisy Delay 6HP Eurorack Module

fablabnk-DaisyDelayHardware-DaisyDelayHardware-schematic

Loading the viewer…

fablabnk-DaisyDelayHardware-DaisyDelayHardware-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
59Placed parts
24Net labels
KiCad 8File format

Bill of materials

53 distinct parts

52 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
C110nFDevice:C
C10100nFDevice:C
C1110µFDevice:C
C1210µFDevice:C
C13100nFDevice:C
C14100nFDevice:C
C1510µFDevice:C
C16220µFDevice:C_Polarized
C247PFDevice:C
C3560PFDevice:C
C447PFDevice:C
C547PFDevice:C
C610nFDevice:C
C7100nFDevice:C
C8100nFDevice:C
C9100nFDevice:C
D1LEDDevice:LED
HEAD_L1PinHeaderConnector_Generic:Conn_01x20
HEAD_R1PinHeaderConnector_Generic:Conn_01x20
J1AUDIO_OUTPUTConnector_Audio:AudioJack2_SwitchT
J2FEEDBACK_CV_INPUTConnector_Audio:AudioJack2_SwitchT
J3DELAY_TIME_CV_INPUTConnector_Audio:AudioJack2_SwitchT
J4EURO_PWR_2x8eurocad:EURO_PWR_2x8
J5AUDIO_INPUTConnector_Audio:AudioJack2_SwitchT
R1200KDevice:R
R1010KDevice:R
R11100KDevice:R
R12100KDevice:R
R13100KDevice:R
R141KDevice:R
R15200KDevice:R
R16100KDevice:R
R1766.5KDevice:R
R1866.5KDevice:R
R192KDevice:R
R2100KDevice:R
R201KDevice:R
R366.5KDevice:R
R466.5KDevice:R
R5100KDevice:R
Show the other 13
R6100KDevice:R
R71KDevice:R
R8100KDevice:R
R910KDevice:R
RV1DELAY_TIME_POT_10KDevice:R_Potentiometer
RV2FEEDBACK_POT_10KDevice:R_Potentiometer
SEED1Electrosmith_Daisy_Seed_Rev4MCU_Module:Electrosmith_Daisy_Seed_Rev4
SOCK_L1PinSocketConnector_Generic:Conn_01x20
SOCK_R1PinSocketConnector_Generic:Conn_01x20
SW1SW_SPDTSwitch:SW_SPDT
U1LM4040DBZ-10Reference_Voltage:LM4040DBZ-10
U2TL074Amplifier_Operational:TL074
U3MCP6002-xPAmplifier_Operational:MCP6002-xP

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.