Reference schematic

DiyBMS CurrentVoltage ADS1115

ff0000wire-diyBMS_CurrentVoltage_ADS1115-diyBMS_CurrentVoltage_ADS1115-schematic

Loading the viewer…

ff0000wire-diyBMS_CurrentVoltage_ADS1115-diyBMS_CurrentVoltage_ADS1115-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
51Placed parts
16Net labels
KiCad 7File format

Bill of materials

51 distinct parts

51 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
C110uDevice:C
C11100nDevice:C
C12100n 100VDevice:C
C12100nFDevice:C
C13100nFDevice:C
C13100nDevice:C
C14100nDevice:C
C15100nDevice:C
C1610uDevice:C
C2100nDevice:C
C210uDevice:C
C3100nDevice:C
C4100nFDevice:C
C410uDevice:C
C5100nDevice:C
C61nDevice:C
D1SMAJ5.0ADiode:SMAJ5.0A
D2GREENDevice:LED
D3REDDevice:LED
J1Conn_01x10_MountingPinConnector:Conn_01x10_Pin
J3PA3/PA4Connector:Conn_01x03_Pin
J3Debug/UPDIConnector:Conn_01x09_Pin
J49x9 PIN connectorConnector:Conn_01x01_Pin
J5Screw_Terminal_01x04Connector:Screw_Terminal_01x04
J59x9 PIN connectorConnector:Conn_01x01_Pin
J6Screw_Terminal_01x02Connector:Screw_Terminal_01x02
J7Screw_Terminal_01x02Connector:Screw_Terminal_01x02
JP1SolderJumper_2_BridgedJumper:SolderJumper_2_Bridged
PS1MEE1S0505SCConverter_DCDC:MEE1S0505SC
R1402kDevice:R
R104k7Device:R
R11100KDevice:R
R12120RDevice:R
R1310KDevice:R
R14330RDevice:R
R15330RDevice:R
R16470RDevice:R
R2402kDevice:R
R3402kDevice:R
R4402kDevice:R
Show the other 11
R5402kDevice:R
R64k7Device:R
R710kDevice:R
R810kDevice:R
R94k7Device:R
R910kDevice:R
U1ACPL-C870Isolator_Analog:ACPL-C870
U2ATtiny1614-SSMCU_Microchip_ATtiny:ATtiny1614-SS
U2ADS1115IDGSAnalog_ADC:ADS1115IDGS
U3ACS758xCB-200B-PFFSensor_Current:ACS758xCB-200B-PFF
U4ADM2483xRWInterface_UART:ADM2483xRW

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.