Reference schematic

Aludel Elixir

golioth-elixir-hw-3-elixir-hw-schematic

Loading the viewer…

golioth-elixir-hw-3-elixir-hw-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
61Placed parts
54Net labels
KiCad 8File format

Bill of materials

61 distinct parts

54 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
C100.1UDevice:C
C130.1UDevice:C
C1415pDevice:C_Small
C174U7Device:C
C180.1UDevice:C
C1915pDevice:C_Small
C2047UDevice:C_Small
C210.1UDevice:C_Small
C2247UDevice:C_Small
C230.1UDevice:C_Small
C244U7Device:C_Small
C254U7Device:C_Small
C2756pDevice:C_Small
C2815pDevice:C_Small
C460.1UDevice:C
C4815PDevice:C_Small
C5015PDevice:C_Small
C510.1UDevice:C_Small
C520.1UDevice:C_Small
C94U7Device:C
J10Conn_ARM_JTAG_SWD_10Connector:Conn_ARM_JTAG_SWD_10
J11DX07S016JA1R1500DX07S016JA1R1500:DX07S016JA1R1500
J1220021122-00010T4LF20021122-00010T4LF:20021122-00010T4LF
J13104224-0820104224-0820:104224-0820
J14u.FLConnector:Conn_Coaxial
J15u.FLConnector:Conn_Coaxial
L239nDevice:L_Small
L468nDevice:L_Small
R15K1Device:R
R181KDevice:R
R25K1Device:R
R2047K5Device:R
R2122K1Device:R
R231KDevice:R
R27100KDevice:R
R450Device:R
R470Device:R
R480Device:R
R490Device:R
R50Device:R
Show the other 21
R500Device:R
R60Device:R
R660Device:R
R670Device:R
R681KDevice:R
R880Device:R
R890Device:R
R900Device:R
R910Device:R
R920Device:R
TP1TestPointConnector:TestPoint
TP2TestPointConnector:TestPoint
TP3TestPointConnector:TestPoint
TP4TestPointConnector:TestPoint
TP5TestPointConnector:TestPoint
TP6TestPointConnector:TestPoint
U12W25Q32JVZPIQW25Q32JVZPIQ:W25Q32JVZPIQ
U13SIP32402ADNP-T1GE4SIP32402ADNP-T1GE4:SIP32402ADNP-T1GE4
U19SIM-E-MFF2-GL-250SIM-E-MFF2-GL-250:SIM-E-MFF2-GL-250
U3NRF9160-SICA-R7NRF9160-SIBA-R:NRF9160-SIBA-R
U8CP2102N-Axx-xQFN20Interface_USB:CP2102N-Axx-xQFN20

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.