Get Trace

Reference layout

CatFlap

ifreislich-CatFlap-CatFlap-layout

Loading the viewer…

ifreislich-CatFlap-CatFlap-layout

The project archive carries the board, its project file and the upstream licence. The archive is zstd-compressed (tar.zst).

53Placed parts
65Nets
2Copper layers
42.85 × 50.5 mmBoard size
yesRouted
KiCad 7File format

Bill of materials

53 distinct parts

53 resolve to something in the catalog — click through to the footprint.

RefValueFootprintQty
C110uFCapacitor_SMD:C_0805_2012Metric
C1010uFCapacitor_SMD:C_0805_2012Metric
C111uFCapacitor_SMD:C_0603_1608Metric
C120.1uFCapacitor_SMD:C_0603_1608Metric
C130.1uFCapacitor_SMD:C_0603_1608Metric
C210uFCapacitor_SMD:C_0805_2012Metric
C38.2nFCapacitor_SMD:C_0805_2012Metric
C40.47uFCapacitor_SMD:C_0805_2012Metric
C510nfCapacitor_SMD:C_0805_2012Metric
C61uFCapacitor_SMD:C_0805_2012Metric
C722uFCapacitor_SMD:C_0805_2012Metric
C822uFCapacitor_SMD:C_0805_2012Metric
C90.1uFCapacitor_SMD:C_0603_1608Metric
D11N4148WDiode_SMD:D_SOD-523
D2B140-E3Diode_SMD:D_SMA
D31N4148WDiode_SMD:D_SOD-523
H1MountingHoleMountingHole:MountingHole_3.2mm_M3_Pad_Via
H2MountingHoleMountingHole:MountingHole_3.2mm_M3_Pad_Via
J1Barrel_Jack_SwitchConnector_BarrelJack:BarrelJack_Horizontal
J2IngressConnector_JST:JST_PH_B4B-PH-K_1x04_P2.00mm_Vertical
J3SolenoidConnector_JST:JST_PH_B2B-PH-K_1x02_P2.00mm_Vertical
J4USB_B_MicroConnector_USB:USB_Micro-B_Wuerth_614105150721_Vertical_CircularHoles
J5DoorConnector_JST:JST_PH_B2B-PH-K_1x02_P2.00mm_Vertical
J6EgressConnector_JST:JST_PH_B4B-PH-K_1x04_P2.00mm_Vertical
J7SolenoidConnector_JST:JST_PH_B2B-PH-K_1x02_P2.00mm_Vertical
L110uHInductor_SMD:L_7.3x7.3_H3.5
Q1AO3400Package_TO_SOT_SMD:SOT-23
Q2UMH3NPackage_TO_SOT_SMD:SOT-363_SC-70-6
Q3AO3400Package_TO_SOT_SMD:SOT-23
R11kResistor_SMD:R_0603_1608Metric
R10180kResistor_SMD:R_0805_2012Metric
R1110kResistor_SMD:R_0603_1608Metric
R1210kResistor_SMD:R_0603_1608Metric
R131KResistor_SMD:R_0603_1608Metric
R141KResistor_SMD:R_0603_1608Metric
R151kResistor_SMD:R_0603_1608Metric
R1610kResistor_SMD:R_0603_1608Metric
R171kResistor_SMD:R_0603_1608Metric
R1810kResistor_SMD:R_0603_1608Metric
R191kResistor_SMD:R_0603_1608Metric
Show the other 13
R210kResistor_SMD:R_0603_1608Metric
R2010kResistor_SMD:R_0603_1608Metric
R31kResistor_SMD:R_0603_1608Metric
R410kResistor_SMD:R_0603_1608Metric
R51kResistor_SMD:R_0603_1608Metric
R64k02Resistor_SMD:R_0603_1608Metric
R7100kResistor_SMD:R_0603_1608Metric
R810kResistor_SMD:R_0603_1608Metric
R930k1Resistor_SMD:R_0805_2012Metric
U174LS125Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
U2MP2307DN-LF-ZPackage_SO:HSOP-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.1mm
U3CP2102N-A01-GQFN28Package_DFN_QFN:QFN-28-1EP_5x5mm_P0.5mm_EP3.35x3.35mm
U4ESP-12ERF_Module:ESP-12E

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.