Reference schematic

Liebler Sensact

klaus-liebler-sensact-18-sensact-schematic

Loading the viewer…

klaus-liebler-sensact-18-sensact-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
61Placed parts
69Net labels
KiCad 9File format

Bill of materials

57 distinct parts

51 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
C110nDevice:C
C1010nDevice:C
C1110nDevice:C
C1210nDevice:C
C210nDevice:C
C310nDevice:C
C4u1Device:C
C5u1Device:C
C6u1Device:C
C7u1Device:C
C8u1Device:C
C9u1Device:C
D1NUP2105Diode:SM712_SOT23
DRA1DIN_Rail_AdapterMechanical:DIN_Rail_Adapter
J15V OUTConnector_Generic:Conn_01x05
J10ROT1Connector_Generic:Conn_01x05
J11OneWireConnector_Generic:Conn_01x05
J12LED DriverConnector_Generic:Conn_01x08
J2SensactBusConnectorliebler_CONN:SensactBusConnector
J324V+CAN INConnector_Generic:Conn_01x04
J4LEDConnector_Generic:Conn_01x05
J5ROT2Connector_Generic:Conn_01x05
J6LED DriverConnector_Generic:Conn_01x08
J7LEDConnector_Generic:Conn_01x05
J8LEDConnector_Generic:Conn_01x05
J9LEDConnector_Generic:Conn_01x05
R110kDevice:R
R1010kDevice:R
R1110kDevice:R
R1210kDevice:R
R1310kDevice:R
R1410kDevice:R
R1510kDevice:R
R1610kDevice:R
R17K12Device:R
R181MDevice:R
R194k7Device:R
R210kDevice:R
R204k7Device:R
R310kDevice:R
Show the other 17
R410kDevice:R
R510kDevice:R
R610kDevice:R
R84k7Device:R
R94k7Device:R
SW3TERM OFFSwitch:SW_SPDT
U1DS18B20Sensor_Temperature:DS18B20
U10TPL7407LAPWTransistor_Array:TPL7407LAPW
U11DS2482liebler_SEMICONDUCTORS:DS2482
U2ESP32-S3-DevKitCEspressif:ESP32-S3-DevKitC
U3DCDC_MP2315liebler_MODULES:DCDC_MP2315
U4DCDC_MP2315liebler_MODULES:DCDC_MP2315
U5SN65HVD230Interface_CAN_LIN:SN65HVD230
U674AHCT12574xx:74AHCT125
U7PCA9685PWDriver_LED:PCA9685PW
U8MAX98357_MODULEliebler_MODULES:MAX98357_MODULE
U9TPL7407LAPWTransistor_Array:TPL7407LAPW

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.