Reference schematic

DMG-CPU B

msinger-dmg-schematics-2-dmg-schematics-schematic

Loading the viewer…

msinger-dmg-schematics-2-dmg-schematics-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
96Placed parts
40Net labels
KiCad 9File format

Bill of materials

96 distinct parts

None of these names match a library the catalog carries.

RefValueSymbolQty
CPPAD_OUTDMG_CPU_Cells:PAD_OUT
LAXENOT_X1DMG_CPU_Cells:NOT_X1
LAXUDFFRDMG_CPU_Cells:DFFR
LEBONAND2DMG_CPU_Cells:NAND2
LENANOT_X2DMG_CPU_Cells:NOT_X2
LOBYNOT_X1DMG_CPU_Cells:NOT_X1
LONYNAND_LATCHDMG_CPU_Cells:NAND_LATCH
LOVYDFFRDMG_CPU_Cells:DFFR
LURYAND2DMG_CPU_Cells:AND2
LUSUNOT_X1DMG_CPU_Cells:NOT_X1
LYRYNOT_X1DMG_CPU_Cells:NOT_X1
LYZUDFFRDMG_CPU_Cells:DFFR
MEHENOT_X1DMG_CPU_Cells:NOT_X1
MESUDFFRDMG_CPU_Cells:DFFR
MOCENAND3DMG_CPU_Cells:NAND3
MOFUAND2DMG_CPU_Cells:AND2
MOSUNOT_X2DMG_CPU_Cells:NOT_X2
MOXENOT_X1DMG_CPU_Cells:NOT_X1
MYMANOT_X1DMG_CPU_Cells:NOT_X1
MYSONOR3DMG_CPU_Cells:NOR3
MYVONOT_X1DMG_CPU_Cells:NOT_X1
NAFYNOR2DMG_CPU_Cells:NOR2
NAKONOT_X1DMG_CPU_Cells:NOT_X1
NENYNOT_X1DMG_CPU_Cells:NOT_X1
NETAAND2DMG_CPU_Cells:AND2
NOCUNOT_X1DMG_CPU_Cells:NOT_X1
NOFUNOT_X1DMG_CPU_Cells:NOT_X1
NOGUNAND2DMG_CPU_Cells:NAND2
NOPADFFRDMG_CPU_Cells:DFFR
NUNUDFFRDMG_CPU_Cells:DFFR
NUNYAND2DMG_CPU_Cells:AND2
NYDYNAND3DMG_CPU_Cells:NAND3
NYFONOT_X1DMG_CPU_Cells:NOT_X1
NYKADFFRDMG_CPU_Cells:DFFR
NYVADFFRDMG_CPU_Cells:DFFR
NYXUNOR3DMG_CPU_Cells:NOR3
NYZEDFFRDMG_CPU_Cells:DFFR
PAHANOT_X1DMG_CPU_Cells:NOT_X1
PAHODFFRDMG_CPU_Cells:DFFR
PANYNOR2DMG_CPU_Cells:NOR2
Show the other 56
PASONOR2DMG_CPU_Cells:NOR2
PECUNAND2DMG_CPU_Cells:NAND2
POFYNOT_X1DMG_CPU_Cells:NOT_X1
POHUNOT_X1DMG_CPU_Cells:NOT_X1
POKYNOR_LATCHDMG_CPU_Cells:NOR_LATCH
POMENOR2DMG_CPU_Cells:NOR2
PORENOT_X2DMG_CPU_Cells:NOT_X2
PORYDFFRDMG_CPU_Cells:DFFR
POTUAND2DMG_CPU_Cells:AND2
POVAAND2DMG_CPU_Cells:AND2
PUKUNOR2DMG_CPU_Cells:NOR2
PUXADFFRDMG_CPU_Cells:DFFR
PYCODFFRDMG_CPU_Cells:DFFR
PYGODFFRDMG_CPU_Cells:DFFR
PYNUNOR_LATCHDMG_CPU_Cells:NOR_LATCH
RENEDFFRDMG_CPU_Cells:DFFR
ROCONOT_X1DMG_CPU_Cells:NOT_X1
ROGADFFRDMG_CPU_Cells:DFFR
ROMONOT_X1DMG_CPU_Cells:NOT_X1
RONENAND4DMG_CPU_Cells:NAND4
ROXONOT_X1DMG_CPU_Cells:NOT_X1
ROXYNOR_LATCHDMG_CPU_Cells:NOR_LATCH
ROZENAND3DMG_CPU_Cells:NAND3
RUBUDFFRDMG_CPU_Cells:DFFR
RUJUOR3DMG_CPU_Cells:OR3
RUZENOT_X3DMG_CPU_Cells:NOT_X3
RYDYNOR3DMG_CPU_Cells:NOR3
RYFADFFRDMG_CPU_Cells:DFFR
RYKUDFFRDMG_CPU_Cells:DFFR
RYPONOT_X3DMG_CPU_Cells:NOT_X3
SACUOR2DMG_CPU_Cells:OR2
SEGUNOT_X4DMG_CPU_Cells:NOT_X4
SEKONOR2DMG_CPU_Cells:NOR2
SEMUOR2DMG_CPU_Cells:OR2
SOCYNOT_X1DMG_CPU_Cells:NOT_X1
SOVYDFFRDMG_CPU_Cells:DFFR
SOZUXNORDMG_CPU_Cells:XNOR
STPAD_OUTDMG_CPU_Cells:PAD_OUT
SUHAXNORDMG_CPU_Cells:XNOR
SUVUNAND4DMG_CPU_Cells:NAND4
SUZUNOT_X2DMG_CPU_Cells:NOT_X2
SYBYXNORDMG_CPU_Cells:XNOR
SYLONOT_X1DMG_CPU_Cells:NOT_X1
TAVENOT_X1DMG_CPU_Cells:NOT_X1
TEVOOR3DMG_CPU_Cells:OR3
TOBAAND2DMG_CPU_Cells:AND2
TOFUNOT_X1DMG_CPU_Cells:NOT_X1
TOMUNOT_X1DMG_CPU_Cells:NOT_X1
TUXYNAND2DMG_CPU_Cells:NAND2
TYFAAND3DMG_CPU_Cells:AND3
VETUAND2DMG_CPU_Cells:AND2
VYBONOR3DMG_CPU_Cells:NOR3
XACONOT_X1DMG_CPU_Cells:NOT_X1
XAHYNOT_X1DMG_CPU_Cells:NOT_X1
XOFONAND3DMG_CPU_Cells:NAND3
XUHANOT_X1DMG_CPU_Cells:NOT_X1

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.