Get Trace

Reference schematic

Fibel2

nikolozka-Fibel2-Fibel2-schematic

Loading the viewer…

nikolozka-Fibel2-Fibel2-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
55Placed parts
9Net labels
KiCad 8File format

Bill of materials

55 distinct parts

42 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
C3010uFDevice:C_Small
C3010.1uFDevice:C_Small
C3020.1uFDevice:C_Small
C3030.1uFDevice:C_Small
C30410uFDevice:C_Small
C30547nFDevice:C_Small
C30647nFDevice:C_Small
C30710uFDevice:C_Small
C30810uFDevice:C_Small
C3090.1uFDevice:C_Small
C3110uFDevice:C_Small
C3100.1uFDevice:C_Small
C31110uFDevice:C_Small
C31210uFDevice:C_Small
C31310uFDevice:C_Small
C31410uFDevice:C_Small
C31510uFDevice:C_Small
C31610uFDevice:C_Small
C31710uFDevice:C_Small
C31810uFDevice:C_Small
C31910uFDevice:C_Small
C32010uFDevice:C_Small
D301BZT52BxxDiode:BZT52Bxx
D302BZT52BxxDiode:BZT52Bxx
D303LEDDevice:LED
J301Conn_01x02Fibel2:JST_2_SMD
J302Conn_01x02Fibel2:JST_2_SMD
J303Conn_01x02Fibel2:JST_2_SMD
L3011uHDevice:L_Small
Q301CSD17581Q3ATransistor_FET:CSD17581Q3A
Q302CSD17581Q3ATransistor_FET:CSD17581Q3A
Q303CSD17581Q3ATransistor_FET:CSD17581Q3A
Q304CSD17581Q3ATransistor_FET:CSD17581Q3A
R10RDevice:R_Small
R20RDevice:R_Small
R301294RDevice:R_Small
R302294RDevice:R_Small
R3036.04KDevice:R_Small
R3045.24KDevice:R_Small
R30530.31KDevice:R_Small
Show the other 15
R306100RDevice:R_Small
R307127KDevice:R_Small
R308100KDevice:R_Small
R309127KDevice:R_Small
R3910KFibel2:R_Small_Rota
TH30110KDevice:Thermistor
TPCHGE1TestPointFibel2:TestPoint
TPCHGI1TestPointFibel2:TestPoint
TPOTG1TestPointFibel2:TestPoint
TPPG1TestPointFibel2:TestPoint
TPPG2TestPointFibel2:TestPoint
TPPSCL1TestPointFibel2:TestPoint
TPPSDA1TestPointFibel2:TestPoint
TPTH1TestPointFibel2:TestPoint
U301BQ25798RQMRFibel2:BQ25798RQMR

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.