Reference schematic

Coffee Scale

orlopau-coffee-scale-coffee-scale-schematic

Loading the viewer…

orlopau-coffee-scale-coffee-scale-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
55Placed parts
18Net labels
KiCad 8File format

Bill of materials

55 distinct parts

49 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
BZ1BuzzerDevice:Buzzer
C10.1uFDevice:C_Small
C104.7uFDevice:C_Small
C114.7uFDevice:C_Small
C121uFDevice:C
C131uFDevice:C
C140.1uFDevice:C_Small
C150.1uFDevice:C_Small
C210uFDevice:C_Small
C310uFDevice:C_Small
C40.1uFDevice:C_Small
C510uFDevice:C_Small
C60.1uFDevice:C_Small
C70.1uFDevice:C_Small
C810uFDevice:C_Small
C90.1uFDevice:C_Small
D1LEDDevice:LED
D21N5819Device:D_Schottky
D3SMAJ6.0CADevice:D_TVS
H1MountingHoleLoadcellMechanical:MountingHole
H2MountingHoleLoadcellMechanical:MountingHole
J1Conn_LoadCellConnector:Conn_01x05_Pin
J2Conn_DisplayConnector:Conn_01x04_Pin
J3Conn_UARTConnector:Conn_01x03_Pin
J4Conn_LiPoConnector:Conn_01x02_Pin
J5Conn_G13Connector:Conn_01x02_Pin
P1USB-C-6PinCustom:USB-C-6Pin
Q1MMBT4403Custom:MMBT4403
Q2IRLML6402Transistor_FET:IRLML6402
Q3IRLML2502Device:Q_NMOS_GSD
Q4IRLML2502Device:Q_NMOS_GSD
R110kDevice:R
R1047kDevice:R
R1147kDevice:R
R1247kDevice:R
R135.1kDevice:R
R145.1kDevice:R
R151kDevice:R
R210kDevice:R
R3100Device:R
Show the other 15
R4100Device:R_Small
R5100Device:R_Small
R610kDevice:R_Small
R78.2kDevice:R_Small
R82kDevice:R
R9130Device:R
SW1SW_ENSwitch:SW_Push
SW2SW_BootSwitch:SW_Push
SW3RotaryEncoder_SwitchDevice:RotaryEncoder_Switch
SW4SW_PowerSwitch:SW_DIP_x01
U1ESP32-WROOM-32RF_Module:ESP32-WROOM-32
U2HX711Custom:HX711
U3MCP73831-2-OTBattery_Management:MCP73831-2-OT
U4AP2112K-3.3Regulator_Linear:AP2112K-3.3
U5DW01-PCustom:DW01-P

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.