Reference schematic

Restall MsfOwlClock

pete-restall-MsfOwlClock-9-MsfOwlClock-schematic

Loading the viewer…

pete-restall-MsfOwlClock-9-MsfOwlClock-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
37Placed parts
9Net labels
KiCad 7File format

Bill of materials

37 distinct parts

6 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
Cbypass122urestall-generic-capacitors:capacitor-unpolarised
Cbypass222urestall-generic-capacitors:capacitor-unpolarised
Cbypass322urestall-generic-capacitors:capacitor-unpolarised
Cbypass44.7urestall-generic-capacitors:capacitor-unpolarised
Cbypass54.7urestall-generic-capacitors:capacitor-unpolarised
Cbypass64.7urestall-generic-capacitors:capacitor-unpolarised
Cbypass722urestall-generic-capacitors:capacitor-unpolarised
Cbypass84.7urestall-generic-capacitors:capacitor-unpolarised
Cref1_14.7urestall-generic-capacitors:capacitor-unpolarised
Cref1_2${SIM.PARAMS}restall-generic-capacitors:capacitor-unpolarised
Cref2_14.7urestall-generic-capacitors:capacitor-unpolarised
Cref2_2${SIM.PARAMS}restall-generic-capacitors:capacitor-unpolarised
D1SD103AWSrestall-generic-diodes:schottky
D2SD103AWSrestall-generic-diodes:schottky
D3SD103AWSrestall-generic-diodes:schottky
D4SD103AWSrestall-generic-diodes:schottky
I1v8_1ISINSimulation_SPICE:ISIN
I2v5_1ISINSimulation_SPICE:ISIN
Rref1_1${SIM.PARAMS}restall-generic-resistors:resistor
Rref1_2${SIM.PARAMS}restall-generic-resistors:resistor
Rref1_3${SIM.PARAMS}restall-generic-resistors:resistor
Rref1_4${SIM.PARAMS}restall-generic-resistors:resistor
Rref1_5${SIM.PARAMS}restall-generic-resistors:resistor
Rref2_1${SIM.PARAMS}restall-generic-resistors:resistor
Rref2_2${SIM.PARAMS}restall-generic-resistors:resistor
Rref2_3${SIM.PARAMS}restall-generic-resistors:resistor
Rref2_4${SIM.PARAMS}restall-generic-resistors:resistor
Rref2_5${SIM.PARAMS}restall-generic-resistors:resistor
Rref2_6${SIM.PARAMS}restall-generic-resistors:resistor
Rsim_1${SIM.PARAMS}restall-generic-resistors:resistor
Rsim_2${SIM.PARAMS}restall-generic-resistors:resistor
Rvdd_1${SIM.PARAMS}restall-generic-resistors:resistor
Rvdd_2${SIM.PARAMS}restall-generic-resistors:resistor
U1MCP6496Simulation_SPICE:OPAMP
U2MCP6496Simulation_SPICE:OPAMP
V13.6Simulation_SPICE:VDC
Vopamp13.6Simulation_SPICE:VDC

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.