Reference schematic

Traffic Modeling and Traffic Analysis for LoRaWAN Networks

promitheas17j-BSc-CompSci-Thesis-BSc-CompSci-Thesis-schematic

Loading the viewer…

promitheas17j-BSc-CompSci-Thesis-BSc-CompSci-Thesis-schematic

Take the project archive: a schematic is a root sheet plus every sub-sheet beside it, and the root alone opens with its hierarchy missing. The archive is zstd-compressed (tar.zst).

1Sheets
20Placed parts
0Net labels
KiCad 9File format

Bill of materials

20 distinct parts

18 resolve to something in the catalog — click through to the component.

RefValueSymbolQty
A1Arduino_LeonardoMCU_Module:Arduino_Leonardo
BZ1BuzzerDevice:Buzzer
C10.1uFDevice:C
D1BLUEDevice:LED
D2REDDevice:LED
D3YELLOWDevice:LED
D4GREENDevice:LED
R1220Device:R
R2220Device:R
R3220Device:R
R4220Device:R
R510kDevice:R
R610kDevice:R
R710kDevice:R
SW1SW_PushSwitch:SW_Push
SW2SW_PushSwitch:SW_Push
SW3SW_PushSwitch:SW_Push
U1LCD1602_I2CMy_Symbol_Lib:LCD1602_I2C_Module
U2HM-10My_Symbol_Lib:HM-10
U3DS3231MTimer_RTC:DS3231M

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.