Get Trace

ST MICROELECTRONICS STM32F412V(_2

celestial-altium-MCU_STM32

Symbol

100 pins
Schematic symbol for ST MICROELECTRONICS STM32F412V(_2
Units
5
Kind
part
Grid
on 1.27 mm

Footprint

none
no footprint linked

This symbol carries no usable footprint reference, so nothing is linked. Generating one is a better answer than guessing.

3D model

none
no 3D model

The footprint references no model, or the referenced model is not in the upstream package set.

Pins and pads

No footprint is linked, so there is nothing to cross-check.

PinNameType
1PE2/FSMC_A23/I2S4_CK/I2S5_CK/~{QUADSPI_BK1_IO2}/SPI4_SCK/SPI5_SCK/SYS_TRACECLKpassive
2PE3/FSMC_A19/SYS_TRACED0passive
3PE4/DFSDM1_DATIN3/FSMC_A20/I2S4_WS/I2S5_WS/~{SPI4_NSS}/~{SPI5_NSS}/SYS_TRACED1passive
4PE5/DFSDM1_CKIN3/FSMC_A21/SPI4_MISO/SPI5_MISO/SYS_TRACED2/TIM9_CH1passive
5PE6/FSMC_A22/I2S4_SD/I2S5_SD/SPI4_MOSI/SPI5_MOSI/SYS_TRACED3/TIM9_CH2passive
6VBATpassive
7PC13/RTC_AF1passive
8PC14-OSC32_IN/RCC_OSC32_INpassive
9PC15-OSC32_OUT/ADC1_EXTI15/RCC_OSC32_OUTpassive
10VSSpassive
11VDDpassive
12PH0_-_OSC_IN/RCC_OSC_INpassive
13PH1_-_OSC_OUT/RCC_OSC_OUTpassive
14NRSTpassive
15PC0/ADC1_IN10/SYS_WKUP2passive
16PC1/ADC1_IN11/SYS_WKUP3passive
17PC2/ADC1_IN12/DFSDM1_CKOUT/~{FSMC_NWE}/I2S2_ext_SD/SPI2_MISOpassive
18PC3/ADC1_IN13/FSMC_A0/I2S2_SD/SPI2_MOSIpassive
19VDDpassive
20VSSApassive
21VREF+passive
22VDDApassive
23PA0/ADC1_IN0/SYS_WKUP1/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/USART2_CTSpassive
24PA1/ADC1_IN1/I2S4_SD/~{QUADSPI_BK1_IO3}/SPI4_MOSI/TIM2_CH2/TIM5_CH2/USART2_RTSpassive
25PA2/ADC1_IN2/FSMC_D4/FSMC_DA4/I2S_CKIN/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TXpassive
26PA3/ADC1_IN3/FSMC_D5/FSMC_DA5/I2S2_MCK/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RXpassive
27VSSpassive
28VDDpassive
29PA4/ADC1_IN4/DFSDM1_DATIN1/FSMC_D6/FSMC_DA6/I2S1_WS/I2S3_WS/~{SPI1_NSS}/~{SPI3_NSS}/USART2_CKpassive
30PA5/ADC1_IN5/DFSDM1_CKIN1/FSMC_D7/FSMC_DA7/I2S1_CK/SPI1_SCK/TIM2_CH1/TIM2_ETR/TIM8_CH1Npassive
31PA6/ADC1_IN6/I2S2_MCK/~{QUADSPI_BK2_IO0}/SDIO_CMD/SPI1_MISO/TIM13_CH1/~{TIM1_BKIN}/TIM3_CH1/~{TIM8_BKIN}passive
32PA7/ADC1_IN7/I2S1_SD/~{QUADSPI_BK2_IO1}/SPI1_MOSI/TIM14_CH1/TIM1_CH1N/TIM3_CH2/TIM8_CH1Npassive
33PC4/ADC1_IN14/~{FSMC_NE4}/I2S1_MCK/~{QUADSPI_BK2_IO2}passive
34PC5/ADC1_IN15/FMPI2C1_SMBA/~{FSMC_NOE}/~{QUADSPI_BK2_IO3}/USART3_RXpassive
35PB0/ADC1_IN8/I2S5_CK/SPI5_SCK/TIM1_CH2N/TIM3_CH3/TIM8_CH2Npassive
36PB1/ADC1_IN9/DFSDM1_DATIN0/I2S5_WS/QUADSPI_CLK/~{SPI5_NSS}/TIM1_CH3N/TIM3_CH4/TIM8_CH3Npassive
37PB2/DFSDM1_CKIN0/QUADSPI_CLKpassive
38PE7/DFSDM1_DATIN2/FSMC_D4/FSMC_DA4/~{QUADSPI_BK2_IO0}/TIM1_ETRpassive
39PE8/DFSDM1_CKIN2/FSMC_D5/FSMC_DA5/~{QUADSPI_BK2_IO1}/TIM1_CH1Npassive
40PE9/DFSDM1_CKOUT/FSMC_D6/FSMC_DA6/~{QUADSPI_BK2_IO2}/TIM1_CH1passive
41PE10/FSMC_D7/FSMC_DA7/~{QUADSPI_BK2_IO3}/TIM1_CH2Npassive
42PE11/ADC1_EXTI11/FSMC_D8/FSMC_DA8/I2S4_WS/I2S5_WS/~{SPI4_NSS}/~{SPI5_NSS}/TIM1_CH2passive
43PE12/FSMC_D9/FSMC_DA9/I2S4_CK/I2S5_CK/SPI4_SCK/SPI5_SCK/TIM1_CH3Npassive
44PE13/FSMC_D10/FSMC_DA10/SPI4_MISO/SPI5_MISO/TIM1_CH3passive
45PE14/FSMC_D11/FSMC_DA11/I2S4_SD/I2S5_SD/SPI4_MOSI/SPI5_MOSI/TIM1_CH4passive
46PE15/ADC1_EXTI15/FSMC_D12/FSMC_DA12/~{TIM1_BKIN}passive
47PB10/FMPI2C1_SCL/I2C2_SCL/I2S2_CK/I2S3_MCK/SDIO_D7/SPI2_SCK/TIM2_CH3/USART3_TXpassive
48VCAP_1passive
49VSSpassive
50VDDpassive
51PB12/CAN2/DFSDM1/FSMC/I2C2/I2S2/I2S3/I2S4/SPI2/SPI3/SPI4/TIM1/USART3passive
52PB13/CAN2_TX/DFSDM1_CKIN1/FMPI2C1_SMBA/I2S2_CK/I2S4_CK/SPI2_SCK/SPI4_SCK/TIM1_CH1N/USART3_CTSpassive
53PB14/DFSDM1/FMPI2C1/FSMC/I2S2/SDIO/SPI2/TIM12/TIM1/TIM8/USART3passive
54PB15/ADC1/DFSDM1/FMPI2C1/I2S2/RTC/SDIO/SPI2/TIM12/TIM1/TIM8passive
55PD8/FSMC_D13/FSMC_DA13/USART3_TXpassive
56PD9/FSMC_D14/FSMC_DA14/USART3_RXpassive
57PD10/FSMC_D15/FSMC_DA15/USART3_CKpassive
58PD11/ADC1_EXTI11/FMPI2C1_SMBA/FSMC_A16/~{QUADSPI_BK1_IO0}/USART3_CTSpassive
59PD12/FMPI2C1_SCL/FSMC_A17/~{QUADSPI_BK1_IO1}/TIM4_CH1/USART3_RTSpassive
60PD13/FMPI2C1_SDA/FSMC_A18/~{QUADSPI_BK1_IO3}/TIM4_CH2passive
61PD14/FMPI2C1_SCL/FSMC_D0/FSMC_DA0/TIM4_CH3passive
62PD15/ADC1_EXTI15/FMPI2C1_SDA/FSMC_D1/FSMC_DA1/TIM4_CH4passive
63PC6/DFSDM1_CKIN3/FMPI2C1_SCL/FSMC_D1/FSMC_DA1/I2S2_MCK/SDIO_D6/TIM3_CH1/TIM8_CH1/USART6_TXpassive
64PC7/DFSDM1_DATIN3/FMPI2C1_SDA/I2S2_CK/I2S3_MCK/SDIO_D7/SPI2_SCK/TIM3_CH2/TIM8_CH2/USART6_RXpassive
65PC8/~{QUADSPI_BK1_IO2}/SDIO_D0/TIM3_CH3/TIM8_CH3/USART6_CKpassive
66PC9/I2C3_SDA/I2S_CKIN/~{QUADSPI_BK1_IO0}/RCC_MCO_2/SDIO_D1/TIM3_CH4/TIM8_CH4passive
67PA8/I2C3_SCL/RCC_MCO_1/SDIO_D1/TIM1_CH1/USART1_CK/USB_OTG_FS_SOFpassive
68PA9/I2C3_SMBA/SDIO_D2/TIM1_CH2/USART1_TX/USB_OTG_FS_VBUSpassive
69PA10/I2S5_SD/SPI5_MOSI/TIM1_CH3/USART1_RX/USB_OTG_FS_IDpassive
70PA11/ADC1_EXTI11/CAN1_RX/SPI4_MISO/TIM1_CH4/USART1_CTS/USART6_TX/USB_OTG_FS_DMpassive
71PA12/CAN1_TX/SPI5_MISO/TIM1_ETR/USART1_RTS/USART6_RX/USB_OTG_FS_DPpassive
72PA13/SYS_JTMS-SWDIOpassive
73VCAP_2passive
74VSSpassive
75VDDpassive
76PA14/SYS_JTCK-SWCLKpassive
77PA15/ADC1_EXTI15/I2S1_WS/I2S3_WS/~{SPI1_NSS}/~{SPI3_NSS}/SYS_JTDI/TIM2_CH1/TIM2_ETR/USART1_TXpassive
78PC10/I2S3_CK/~{QUADSPI_BK1_IO1}/SDIO_D2/SPI3_SCK/USART3_TXpassive
79PC11/ADC1_EXTI11/FSMC_D2/FSMC_DA2/I2S3_ext_SD/~{QUADSPI_BK2_NCS}/SDIO_D3/SPI3_MISO/USART3_RXpassive
80PC12/FSMC_D3/FSMC_DA3/I2S3_SD/SDIO_CK/SPI3_MOSI/USART3_CKpassive
81PD0/CAN1_RX/FSMC_D2/FSMC_DA2passive
82PD1/CAN1_TX/FSMC_D3/FSMC_DA3passive
83PD2/~{FSMC_NWE}/SDIO_CMD/TIM3_ETRpassive
84PD3/DFSDM1_DATIN0/FSMC_CLK/I2S2_CK/QUADSPI_CLK/SPI2_SCK/SYS_TRACED1/USART2_CTSpassive
85PD4/DFSDM1_CKIN0/~{FSMC_NOE}/USART2_RTSpassive
86PD5/~{FSMC_NWE}/USART2_TXpassive
87PD6/DFSDM1_DATIN1/~{FSMC_NWAIT}/I2S3_SD/SPI3_MOSI/USART2_RXpassive
88PD7/DFSDM1_CKIN1/~{FSMC_NE1}/USART2_CKpassive
89PB3/FMPI2C1_SDA/I2C2_SDA/I2S1_CK/I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-SWO/TIM2_CH2/USART1_RXpassive
90PB4/I2C3_SDA/I2S3_ext_SD/SDIO_D0/SPI1_MISO/SPI3_MISO/SYS_JTRST/TIM3_CH1passive
91PB5/CAN2_RX/I2C1_SMBA/I2S1_SD/I2S3_SD/SDIO_D3/SPI1_MOSI/SPI3_MOSI/TIM3_CH2passive
92PB6/CAN2_TX/I2C1_SCL/~{QUADSPI_BK1_NCS}/SDIO_D0/TIM4_CH1/USART1_TXpassive
93PB7/~{FSMC_NL}/I2C1_SDA/TIM4_CH2/USART1_RXpassive
94BOOT0passive
95PB8/CAN1_RX/I2C1_SCL/I2C3_SDA/I2S5_SD/SDIO_D4/SPI5_MOSI/TIM10_CH1/TIM4_CH3passive
96PB9/CAN1_TX/I2C1_SDA/I2C2_SDA/I2S2_WS/SDIO_D5/~{SPI2_NSS}/TIM11_CH1/TIM4_CH4passive
97PE0/~{FSMC_NBL0}/TIM4_ETRpassive
98PE1/~{FSMC_NBL1}passive
99VSSpassive
100VDDpassive

Provenance

Credit
Celestial Altium Library by Issus and contributors (https://github.com/issus/altium-library)
Licence
LicenseRef-Celestial-Altium
Link method
none
Cross-check
not confirmed