Get Trace

ST MICROELECTRONICS STM32L471Z(_2

celestial-altium-MCU_STM32

Symbol

144 pins
Schematic symbol for ST MICROELECTRONICS STM32L471Z(_2
Units
8
Kind
part
Grid
on 1.27 mm

Footprint

none
no footprint linked

This symbol carries no usable footprint reference, so nothing is linked. Generating one is a better answer than guessing.

3D model

none
no 3D model

The footprint references no model, or the referenced model is not in the upstream package set.

Pins and pads

No footprint is linked, so there is nothing to cross-check.

PinNameType
A1VSSpassive
A2PE0/~{FMC_NBL0}/TIM16_CH1/TIM4_ETRpassive
A3PB8/CAN1_RX/DFSDM1_DATIN6/I2C1_SCL/SAI1_MCLK_A/SDMMC1_D4/TIM16_CH1/TIM4_CH3passive
A4BOOT0passive
A5PB7/COMP2/DFSDM1/FMC/I2C1/LPTIM1/SYS/TIM17/TIM4/TIM8/TSC/UART4/USART1passive
A6PG14/FMC_A25/I2C1_SCLpassive
A7PG12/~{FMC_NE4}/LPTIM1_ETR/SAI2_SD_A/~{SPI3_NSS}/USART1_DE/USART1_RTSpassive
A8PD7/DFSDM1_CKIN1/~{FMC_NE1}/USART2_CKpassive
A9PD6/DFSDM1_DATIN1/~{FMC_NWAIT}/SAI1_SD_A/USART2_RXpassive
B1VBATpassive
B2PE4/DFSDM1_DATIN3/FMC_A20/SAI1_FS_A/SYS_TRACED1/TIM3_CH2/TSC_G7_IO3passive
B3PE3/FMC_A19/~{SAI1_SD_B}/SYS_TRACED0/TIM3_CH1/TSC_G7_IO2passive
B4PE1/~{FMC_NBL1}/TIM17_CH1passive
B5PB6/COMP2/DFSDM1/I2C1/LPTIM1/SAI1/TIM16/TIM4/TIM8/TSC/USART1passive
B6PG15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/I2C1_SMBA/LPTIM1_OUTpassive
B7PG11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/LPTIM1_IN2/SAI2_MCLK_A/SPI3_MOSI/TIM15_CH2/USART1_CTSpassive
B8PD5/~{FMC_NWE}/USART2_TXpassive
B9PC12/~{SAI2_SD_B}/SDMMC1_CK/SPI3_MOSI/TSC_G3_IO4/UART5_TX/USART3_CKpassive
C1PC15-OSC32_OUT_(PC15)/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/RCC_OSC32_OUTpassive
C2PE5/DFSDM1_CKIN3/FMC_A21/SAI1_SCK_A/SYS_TRACED2/TIM3_CH3/TSC_G7_IO4passive
C3PE2/FMC_A23/SAI1_MCLK_A/SYS_TRACECLK/TIM3_ETR/TSC_G7_IO1passive
C4PB9/CAN1_TX/DAC1_EXTI9/DFSDM1_CKIN6/I2C1_SDA/IR_OUT/SAI1_FS_A/SDMMC1_D5/~{SPI2_NSS}/TIM17_CH1/TIM4_CH4passive
C5PB5/COMP2/I2C1/LPTIM1/SAI1/SPI1/SPI3/TIM16/TIM3/TSC/UART5/USART1passive
C6PB3_(JTDO-TRACESWO)/COMP2/SAI1/SPI1/SPI3/SYS/TIM2/USART1passive
C7PG9/DAC1_EXTI9/~{FMC_NCE3}/~{FMC_NE2}/SAI2_SCK_A/SPI3_SCK/TIM15_CH1N/USART1_TXpassive
C8PD4/DFSDM1_CKIN0/~{FMC_NOE}/SPI2_MOSI/USART2_DE/USART2_RTSpassive
C9PC11/ADC1/ADC2/ADC3/SAI2/SDMMC1/SPI3/TSC/UART4/USART3passive
D1PF4/ADC3_IN7/FMC_A4passive
D2PC14-OSC32_IN_(PC14)/RCC_OSC32_INpassive
D3PE6/FMC_A22/RTC_TAMP3/SAI1_SD_A/SYS_TRACED3/SYS_WKUP3/TIM3_CH4passive
D4PC13/RTC_OUT_ALARM/RTC_OUT_CALIB/RTC_TAMP1/RTC_TS/SYS_WKUP2passive
D5PB4_(NJTRST)/COMP2/SAI1/SPI1/SPI3/SYS/TIM17/TIM3/TSC/UART5/USART1passive
D6PG13/FMC_A24/I2C1_SDA/USART1_CKpassive
D7PG10/~{FMC_NE3}/LPTIM1_IN1/SAI2_FS_A/SPI3_MISO/TIM15_CH1/USART1_RXpassive
D8PD3/DFSDM1_DATIN0/FMC_CLK/SPI2_MISO/USART2_CTSpassive
D9PD2/SDMMC1_CMD/TIM3_ETR/TSC_SYNC/UART5_RX/USART3_DE/USART3_RTSpassive
E1PF6/ADC3_IN9/~{SAI1_SD_B}/TIM5_CH1/TIM5_ETRpassive
E2PF1/FMC_A1/I2C2_SCLpassive
E3PF0/FMC_A0/I2C2_SDApassive
E4PF2/FMC_A2/I2C2_SMBApassive
E5VSSpassive
E6VDDIO2passive
E7VDDpassive
E8VSSpassive
E9VDDpassive
F1PF8/ADC3_IN11/~{SAI1_SCK_B}/TIM5_CH3passive
F2PF7/ADC3_IN10/~{SAI1_MCLK_B}/TIM5_CH2passive
F3PF5/ADC3_IN8/FMC_A5passive
F4PF3/ADC3_IN6/FMC_A3passive
F5VDDpassive
F6VSSpassive
F7VSSpassive
F8VDDIO2passive
F9PG7/FMC_INT3/I2C3_SCL/LPUART1_TXpassive
G1PH1-OSC_OUT_(PH1)/RCC_OSC_OUTpassive
G2PH0-OSC_IN_(PH0)/RCC_OSC_INpassive
G3PF10/ADC3_IN13/TIM15_CH2passive
G4PF9/ADC3_IN12/DAC1_EXTI9/~{SAI1_FS_B}/TIM15_CH1/TIM5_CH4passive
G5VDDpassive
G6VSSpassive
G7VSSpassive
G8VDDpassive
G9PG4/FMC_A14/~{SAI2_MCLK_B}/SPI1_MOSIpassive
H1PC2/ADC1_IN3/ADC2_IN3/ADC3_IN3/DFSDM1_CKOUT/LPTIM1_IN2/SPI2_MISOpassive
H2PC0/ADC1_IN1/ADC2_IN1/ADC3_IN1/DFSDM1_DATIN4/I2C3_SCL/LPTIM1_IN1/LPTIM2_IN1/LPUART1_RXpassive
H3PC1/ADC1_IN2/ADC2_IN2/ADC3_IN2/DFSDM1_CKIN4/I2C3_SDA/LPTIM1_OUT/LPUART1_TXpassive
H4NRSTpassive
H5VSSpassive
H6VDDpassive
H7VDDpassive
H8VSSpassive
H9PD12/FMC_A17/FMC_ALE/LPTIM2_IN1/SAI2_FS_A/TIM4_CH1/TSC_G6_IO3/USART3_DE/USART3_RTSpassive
J1VSSApassive
J2VREF-passive
J3PA0/ADC1/ADC2/OPAMP1/RTC/SAI1/SYS/TIM2/TIM5/TIM8/UART4/USART2passive
J4PC3/ADC1_IN4/ADC2_IN4/ADC3_IN4/LPTIM1_ETR/LPTIM2_ETR/SAI1_SD_A/SPI2_MOSIpassive
J5PC4/ADC1_IN13/ADC2_IN13/COMP1_INM/USART3_TXpassive
J6PF11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11passive
J7PG1/FMC_A11/TSC_G8_IO4passive
J8PE9/DAC1_EXTI9/DFSDM1_CKOUT/FMC_D6/FMC_DA6/~{SAI1_FS_B}/TIM1_CH1passive
J9PB13/DFSDM1/I2C2/LPUART1/SAI2/SPI2/SWPMI1/TIM15/TIM1/TSC/USART3passive
K1VREF+/VREFBUF_OUTpassive
K2VDDApassive
K3PA1/ADC1_IN6/ADC2_IN6/OPAMP1_VINM/TIM15_CH1N/TIM2_CH2/TIM5_CH2/UART4_RX/USART2_DE/USART2_RTSpassive
K4PA6/ADC1/ADC2/OPAMP2/QUADSPI/SPI1/TIM16/TIM1/TIM3/TIM8/USART3passive
K5PB2/COMP1_INP/DFSDM1_CKIN0/I2C3_SMBA/LPTIM1_OUT/RTC_OUT_ALARM/RTC_OUT_CALIBpassive
K6PF12/FMC_A6passive
K7PG0/FMC_A10/TSC_G8_IO3passive
K8PE11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/DFSDM1_CKIN4/FMC_D8/FMC_DA8/~{QUADSPI_NCS}/TIM1_CH2/TSC_G5_IO2passive
K9PB11/ADC1/ADC2/ADC3/COMP2/DFSDM1/I2C2/LPUART1/QUADSPI/TIM2/USART3passive
L1OPAMP1_VINM/OPAMP1_VINMpassive
L2PA2/ADC1_IN7/ADC2_IN7/RCC_LSCO/SAI2_EXTCLK/SYS_WKUP4/TIM15_CH1/TIM2_CH3/TIM5_CH3/USART2_TXpassive
L3PA4/ADC1_IN9/ADC2_IN9/DAC1_OUT1/LPTIM2_OUT/~{SAI1_FS_B}/~{SPI1_NSS}/~{SPI3_NSS}/USART2_CKpassive
L4OPAMP2_VINM/OPAMP2_VINMpassive
L5PB0/ADC1_IN15/ADC2_IN15/COMP1_OUT/OPAMP2_VOUT/~{QUADSPI_BK1_IO1}/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/USART3_CKpassive
L6PF13/DFSDM1_DATIN6/FMC_A7passive
L7PE8/DFSDM1_CKIN2/FMC_D5/FMC_DA5/~{SAI1_SCK_B}/TIM1_CH1Npassive
L8PE12/DFSDM1_DATIN5/FMC_D9/FMC_DA9/~{QUADSPI_BK1_IO0}/~{SPI1_NSS}/TIM1_CH3N/TSC_G5_IO3passive
L9PE13/DFSDM1_CKIN5/FMC_D10/FMC_DA10/~{QUADSPI_BK1_IO1}/SPI1_SCK/TIM1_CH3/TSC_G5_IO4passive
M1VSSpassive
M2PA3/ADC1_IN8/ADC2_IN8/OPAMP1_VOUT/TIM15_CH2/TIM2_CH4/TIM5_CH4/USART2_RXpassive
M3PA5/ADC1_IN10/ADC2_IN10/DAC1_OUT2/LPTIM2_ETR/SPI1_SCK/TIM2_CH1/TIM2_ETR/TIM8_CH1Npassive
M4PA7/ADC1_IN12/ADC2_IN12/OPAMP2_VINM/~{QUADSPI_BK1_IO2}/SPI1_MOSI/TIM17_CH1/TIM1_CH1N/TIM3_CH2/TIM8_CH1Npassive
M5PC5/ADC1_IN14/ADC2_IN14/COMP1_INP/SYS_WKUP5/USART3_RXpassive
M6PB1/ADC1/ADC2/COMP1/DFSDM1/LPTIM2/QUADSPI/TIM1/TIM3/TIM8/USART3passive
M7PF14/DFSDM1_CKIN6/FMC_A8/TSC_G8_IO1passive
M8PE7/DFSDM1_DATIN2/FMC_D4/FMC_DA4/~{SAI1_SD_B}/TIM1_ETRpassive
M9PF15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/FMC_A9/TSC_G8_IO2passive
A10PD1/CAN1_TX/DFSDM1_CKIN7/FMC_D3/FMC_DA3/SPI2_SCKpassive
A11PD0/CAN1_RX/DFSDM1_DATIN7/FMC_D2/FMC_DA2/~{SPI2_NSS}passive
A12VSSpassive
B10PC10/~{SAI2_SCK_B}/SDMMC1_D2/SPI3_SCK/TSC_G3_IO2/UART4_TX/USART3_TXpassive
B11PA12/CAN1_TX/TIM1_ETR/USART1_DE/USART1_RTSpassive
B12PA11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/CAN1_RX/~{TIM1_BKIN2}/~{TIM1_BKIN2_COMP1}/TIM1_CH4/USART1_CTSpassive
C10PA14_(JTCK-SWCLK)/SYS_JTCK-SWCLKpassive
C11PA13_(JTMS-SWDIO)/IR_OUT/SYS_JTMS-SWDIOpassive
C12PA10/~{TIM17_BKIN}/TIM1_CH3/USART1_RXpassive
D10PA15_(JTDI)/ADC1/ADC2/ADC3/SAI2/SPI1/SPI3/SYS/TIM2/TSC/UART4passive
D11PA9/DAC1_EXTI9/~{TIM15_BKIN}/TIM1_CH2/USART1_TXpassive
D12PA8/LPTIM2_OUT/RCC_MCO/TIM1_CH1/USART1_CKpassive
E10PC6/DFSDM1_CKIN3/SAI2_MCLK_A/SDMMC1_D6/TIM3_CH1/TIM8_CH1/TSC_G4_IO1passive
E11PC9/DAC1_EXTI9/SAI2_EXTCLK/SDMMC1_D1/TIM3_CH4/~{TIM8_BKIN2}/~{TIM8_BKIN2_COMP1}/TIM8_CH4/TSC_G4_IO4passive
E12PC8/SDMMC1_D0/TIM3_CH3/TIM8_CH3/TSC_G4_IO3passive
F10PG6/I2C3_SMBA/LPUART1_DE/LPUART1_RTSpassive
F11PG8/I2C3_SDA/LPUART1_RXpassive
F12PC7/DFSDM1_DATIN3/~{SAI2_MCLK_B}/SDMMC1_D7/TIM3_CH2/TIM8_CH2/TSC_G4_IO2passive
G10PD13/FMC_A18/LPTIM2_OUT/TIM4_CH2/TSC_G6_IO4passive
G11PG3/FMC_A13/~{SAI2_FS_B}/SPI1_MISOpassive
G12PG5/FMC_A15/LPUART1_CTS/~{SAI2_SD_B}/~{SPI1_NSS}passive
H10PD11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/FMC_A16/FMC_CLE/LPTIM2_ETR/SAI2_SD_A/TSC_G6_IO2/USART3_CTSpassive
H11PD14/FMC_D0/FMC_DA0/TIM4_CH3passive
H12PG2/FMC_A12/~{SAI2_SCK_B}/SPI1_SCKpassive
J10PB14/DFSDM1/I2C2/SAI2/SPI2/SWPMI1/TIM15/TIM1/TIM8/TSC/USART3passive
J11PD10/FMC_D15/FMC_DA15/SAI2_SCK_A/TSC_G6_IO1/USART3_CKpassive
J12PD15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/FMC_D1/FMC_DA1/TIM4_CH4passive
K10PB12/DFSDM1/I2C2/LPUART1/SAI2/SPI2/SWPMI1/TIM15/TIM1/TSC/USART3passive
K11PD8/FMC_D13/FMC_DA13/USART3_TXpassive
K12PD9/DAC1_EXTI9/FMC_D14/FMC_DA14/SAI2_MCLK_A/USART3_RXpassive
L10PE14/FMC_D11/FMC_DA11/~{QUADSPI_BK1_IO2}/SPI1_MISO/~{TIM1_BKIN2}/~{TIM1_BKIN2_COMP2}/TIM1_CH4passive
L11PB10/COMP1_OUT/DFSDM1_DATIN7/I2C2_SCL/LPUART1_RX/QUADSPI_CLK/SAI1_SCK_A/SPI2_SCK/TIM2_CH3/USART3_TXpassive
L12PB15/ADC1/ADC2/ADC3/DFSDM1/RTC/SAI2/SPI2/SWPMI1/TIM15/TIM1/TIM8/TSCpassive
M10PE10/DFSDM1_DATIN4/FMC_D7/FMC_DA7/QUADSPI_CLK/~{SAI1_MCLK_B}/TIM1_CH2N/TSC_G5_IO1passive
M11PE15/ADC1/ADC2/ADC3/FMC/QUADSPI/SPI1/TIM1passive
M12VSSpassive

Provenance

Credit
Celestial Altium Library by Issus and contributors (https://github.com/issus/altium-library)
Licence
LicenseRef-Celestial-Altium
Link method
none
Cross-check
not confirmed