Get Trace

ST MICROELECTRONICS STM32L4S9ZI

celestial-altium-MCU_STM32

Symbol

144 pins
Schematic symbol for ST MICROELECTRONICS STM32L4S9ZI
Units
8
Kind
part
Grid
on 1.27 mm

Footprint

none
no footprint linked

This symbol carries no usable footprint reference, so nothing is linked. Generating one is a better answer than guessing.

3D model

none
no 3D model

The footprint references no model, or the referenced model is not in the upstream package set.

Pins and pads

No footprint is linked, so there is nothing to cross-check.

PinNameType
A1VSSpassive
A2PE0/DCMI_D2/~{FMC_NBL0}/LTDC_HSYNC/TIM16_CH1/TIM4_ETRpassive
A3PB9/CAN1/DAC1/DCMI/DFSDM1/I2C1/IR/SAI1/SDMMC1/SPI2/TIM17/TIM4passive
A4PH3-BOOT0passive
A5PB4_(NJTRST)/COMP2/DCMI/I2C3/SAI1/SPI1/SPI3/SYS/TIM17/TIM3/TSC/UART5/USART1passive
A6VDDIO2passive
A7VSSpassive
A8PD3/DCMI_D5/DFSDM1_DATIN0/FMC_CLK/LTDC_CLK/~{OCTOSPIM_P2_NCS}/SPI2_MISO/SPI2_SCK/USART2_CTS/~{USART2_NSS}passive
A9PC11/ADC1/DCMI/OCTOSPIM/SAI2/SDMMC1/SPI3/TSC/UART4/USART3passive
B1VBATpassive
B2VDDpassive
B3PE3/FMC_A19/LTDC_R1/OCTOSPIM_P1_DQS/~{SAI1_SD_B}/SYS_TRACED0/TIM3_CH1/TSC_G7_IO2passive
B4PB8/CAN1/DCMI/DFSDM1/I2C1/LTDC/SAI1/SDMMC1/TIM16/TIM4passive
B5PB5/COMP2/DCMI/I2C1/LPTIM1/SAI1/SPI1/SPI3/TIM16/TIM3/TSC/UART5/USART1passive
B6PB3_(JTDO/TRACESWO)/COMP2/CRS/SAI1/SPI1/SPI3/SYS/TIM2/USART1passive
B7PD6/DCMI_D10/DFSDM1_DATIN1/~{FMC_NWAIT}/LTDC_DE/OCTOSPIM_P1_IO6/SAI1_D1/SAI1_SD_A/SPI3_MOSI/USART2_RXpassive
B8PD1/CAN1_TX/DFSDM1_CKIN7/FMC_D3/FMC_DA3/~{LTDC_B5}/SPI2_SCKpassive
B9PA15_(JTDI)/ADC1/SAI2/SPI1/SPI3/SYS/TIM2/TSC/UART4/USART2/USART3passive
C1VSSpassive
C2PE5/DCMI_D6/DFSDM1_CKIN3/FMC_A21/LTDC_G0/SAI1_CK2/SAI1_SCK_A/SYS_TRACED2/TIM3_CH3/TSC_G7_IO4passive
C3PE2/FMC_A23/LTDC_R0/SAI1_CK1/SAI1_MCLK_A/SYS_TRACECLK/TIM3_ETR/TSC_G7_IO1passive
C4PE1/DCMI_D3/~{FMC_NBL1}/LTDC_VSYNC/TIM17_CH1passive
C5PB7/COMP2/DCMI/DFSDM1/DSIHOST/FMC/I2C1/I2C4/LPTIM1/SYS/TIM17/TIM4/TIM8/TSC/UART4/USART1passive
C6PG13/FMC_A24/I2C1_SDA/LTDC_R0/USART1_CKpassive
C7PD4/DFSDM1_CKIN0/~{FMC_NOE}/OCTOSPIM_P1_IO4/SPI2_MOSI/USART2_DE/USART2_RTSpassive
C8PD0/CAN1_RX/DFSDM1_DATIN7/FMC_D2/FMC_DA2/~{LTDC_B4}/~{SPI2_NSS}passive
C9PC10/DCMI_D8/~{SAI2_SCK_B}/SDMMC1_D2/SPI3_SCK/SYS_TRACED1/TSC_G3_IO2/UART4_TX/USART3_TXpassive
D1PC14-OSC32_IN_(PC14)/RCC_OSC32_INpassive
D2PC15-OSC32_OUT_(PC15)/ADC1_EXTI15/RCC_OSC32_OUTpassive
D3PE4/DCMI_D4/DFSDM1_DATIN3/FMC_A20/~{LTDC_B0}/SAI1_D2/SAI1_FS_A/SYS_TRACED1/TIM3_CH2/TSC_G7_IO3passive
D4PE6/DCMI_D7/FMC_A22/LTDC_G1/RTC_TAMP3/SAI1_D1/SAI1_SD_A/SYS_TRACED3/SYS_WKUP3/TIM3_CH4passive
D5PB6/COMP2/DCMI/DFSDM1/I2C1/I2C4/LPTIM1/SAI1/TIM16/TIM4/TIM8/TSC/USART1passive
D6PG12/~{FMC_NE4}/LPTIM1_ETR/~{OCTOSPIM_P2_NCS}/SAI2_SD_A/~{SPI3_NSS}/USART1_DE/USART1_RTSpassive
D7PD5/~{FMC_NWE}/OCTOSPIM_P1_IO5/USART2_TXpassive
D8PD2/DCMI_D11/SDMMC1_CMD/SYS_TRACED2/TIM3_ETR/TSC_SYNC/UART5_RX/USART3_DE/USART3_RTSpassive
D9PC12/DCMI_D9/~{SAI2_SD_B}/SDMMC1_CK/SPI3_MOSI/SYS_TRACED3/TSC_G3_IO4/UART5_TX/USART3_CKpassive
E1PF2/FMC_A2/I2C2_SMBA/OCTOSPIM_P2_IO2passive
E2PF1/FMC_A1/I2C2_SCL/OCTOSPIM_P2_IO1passive
E3PF0/FMC_A0/I2C2_SDA/OCTOSPIM_P2_IO0passive
E4PC13/RTC_OUT_ALARM/RTC_OUT_CALIB/RTC_TAMP1/RTC_TS/SYS_WKUP2passive
E5PF3/FMC_A3/OCTOSPIM_P2_IO3passive
E6PG10/~{FMC_NE3}/LPTIM1_IN1/OCTOSPIM_P2_IO7/SAI2_FS_A/SPI3_MISO/TIM15_CH1/USART1_RXpassive
E7PD7/DFSDM1_CKIN1/~{FMC_NCE}/~{FMC_NE1}/OCTOSPIM_P1_IO7/USART2_CKpassive
E8PG8/I2C3_SDA/LPUART1_RXpassive
E9PC7/DCMI_D1/DFSDM1_DATIN3/LTDC_R1/~{SAI2_MCLK_B}/SDMMC1_D123DIR/SDMMC1_D7/TIM3_CH2/TIM8_CH2/TSC_G4_IO2passive
F1PF8/OCTOSPIM_P1_IO0/~{SAI1_SCK_B}/TIM5_CH3passive
F2PF6/OCTOSPIM_P1_IO3/~{SAI1_SD_B}/TIM5_CH1/TIM5_ETRpassive
F3PF4/FMC_A4/OCTOSPIM_P2_CLKpassive
F4PF5/FMC_A5passive
F5PF7/OCTOSPIM_P1_IO2/~{SAI1_MCLK_B}/TIM5_CH2passive
F6PG9/DAC1_EXTI9/~{FMC_NCE}/~{FMC_NE2}/OCTOSPIM_P2_IO6/SAI2_SCK_A/SPI3_SCK/TIM15_CH1N/USART1_TXpassive
F7PG3/FMC_A13/~{SAI2_FS_B}/SPI1_MISOpassive
F8PG5/FMC_A15/LPUART1_CTS/~{SAI2_SD_B}/~{SPI1_NSS}passive
F9PG6/DSIHOST_TE/I2C3_SMBA/LPUART1_DE/LPUART1_RTS/LTDC_R1/OCTOSPIM_P1_DQSpassive
G1VDDpassive
G2VSSpassive
G3PF10/DCMI_D11/DFSDM1_CKOUT/OCTOSPIM_P1_CLK/SAI1_D3/TIM15_CH2passive
G4PF9/DAC1_EXTI9/OCTOSPIM_P1_IO1/~{SAI1_FS_B}/TIM15_CH1/TIM5_CH4passive
G5PF12/FMC_A6/~{LTDC_B0}/OCTOSPIM_P2_DQSpassive
G6PE7/DFSDM1_DATIN2/FMC_D4/FMC_DA4/~{LTDC_B6}/~{SAI1_SD_B}/TIM1_ETRpassive
G7PD15/ADC1_EXTI15/FMC_D1/FMC_DA1/~{LTDC_B3}/TIM4_CH4passive
G8PD14/FMC_D0/FMC_DA0/~{LTDC_B2}/TIM4_CH3passive
G9PD12/FMC_A17/FMC_ALE/I2C4_SCL/LPTIM2_IN1/LTDC_R7/SAI2_FS_A/TIM4_CH1/TSC_G6_IO3/USART3_DE/USART3_RTSpassive
H1PH0-OSC_IN_(PH0)/RCC_OSC_INpassive
H2PH1-OSC_OUT_(PH1)/RCC_OSC_OUTpassive
H3PC0/ADC1_IN1/DFSDM1_DATIN4/I2C3_SCL/LPTIM1_IN1/LPTIM2_IN1/LPUART1_RX/SAI2_FS_Apassive
H4PC2/ADC1_IN3/DFSDM1_CKOUT/LPTIM1_IN2/OCTOSPIM_P1_IO5/SPI2_MISOpassive
H5PB2/COMP1_INP/DFSDM1_CKIN0/I2C3_SMBA/LPTIM1_OUT/~{LTDC_B1}/OCTOSPIM_P1_DQS/RTC_OUT_ALARM/RTC_OUT_CALIBpassive
H6PF15/ADC1_EXTI15/FMC_A9/I2C4_SDA/LTDC_G1/TSC_G8_IO2passive
H7PE11/ADC1_EXTI11/DFSDM1_CKIN4/FMC_D8/FMC_DA8/LTDC_G4/~{OCTOSPIM_P1_NCS}/TIM1_CH2/TSC_G5_IO2passive
H8PD10/FMC_D15/FMC_DA15/LTDC_R5/SAI2_SCK_A/TSC_G6_IO1/USART3_CKpassive
H9PD9/DAC1_EXTI9/DCMI_PIXCLK/FMC_D14/FMC_DA14/LTDC_R4/SAI2_MCLK_A/USART3_RXpassive
J1NRSTpassive
J2PC1/ADC1/DFSDM1/I2C3/LPTIM1/LPUART1/OCTOSPIM/SAI1/SPI2/SYSpassive
J3PC3/ADC1_IN4/LPTIM1_ETR/LPTIM2_ETR/OCTOSPIM_P1_IO6/SAI1_D1/SAI1_SD_A/SPI2_MOSIpassive
J4PA6/ADC1/DCMI/LPUART1/OCTOSPIM/OPAMP2/SPI1/TIM16/TIM1/TIM3/TIM8/USART3passive
J5PB1/ADC1/COMP1/DFSDM1/LPTIM2/LPUART1/OCTOSPIM/TIM1/TIM3/TIM8/USART3passive
J6PF13/DFSDM1_DATIN6/FMC_A7/I2C4_SMBA/~{LTDC_B1}passive
J7PE9/DAC1_EXTI9/DFSDM1_CKOUT/FMC_D6/FMC_DA6/LTDC_G2/~{SAI1_FS_B}/TIM1_CH1passive
J8PE13/DFSDM1_CKIN5/FMC_D10/FMC_DA10/LTDC_G6/OCTOSPIM_P1_IO1/SPI1_SCK/TIM1_CH3/TSC_G5_IO4passive
J9PB15/ADC1_EXTI15/DFSDM1_CKIN2/RTC_REFIN/SAI2_SD_A/SPI2_MOSI/TIM15_CH2/TIM1_CH3N/TIM8_CH3N/TSC_G1_IO4passive
K1VSSA/VREF-passive
K2VREF+/VREFBUF_OUTpassive
K3PA0/ADC1/OPAMP1/RTC/SAI1/SYS/TIM2/TIM5/TIM8/UART4/USART2passive
K4PA4/ADC1_IN9/DAC1_OUT1/DCMI_HSYNC/LPTIM2_OUT/~{OCTOSPIM_P1_NCS}/~{SAI1_FS_B}/~{SPI1_NSS}/~{SPI3_NSS}/USART2_CKpassive
K5PC5/ADC1_IN14/COMP1_INP/SAI1_D3/SYS_WKUP5/USART3_RXpassive
K6PF11/ADC1_EXTI11/DCMI_D12/DSIHOST_TE/LTDC_DEpassive
K7PE8/DFSDM1_CKIN2/FMC_D5/FMC_DA5/~{LTDC_B7}/~{SAI1_SCK_B}/TIM1_CH1Npassive
K8PE15/ADC1_EXTI15/FMC_D12/FMC_DA12/LTDC_R2/OCTOSPIM_P1_IO3/SPI1_MOSI/~{TIM1_BKIN}passive
K9PB11/ADC1/COMP2/DFSDM1/DSIHOST/I2C2/I2C4/LPUART1/OCTOSPIM/TIM2/USART3passive
L1VDDApassive
L2PA1/ADC1/I2C1/OCTOSPIM/OPAMP1/SPI1/TIM15/TIM2/TIM5/UART4/USART2passive
L3PA2/ADC1/LPUART1/OCTOSPIM/RCC/SAI2/SYS/TIM15/TIM2/TIM5/USART2passive
L4PA5/ADC1_IN10/DAC1_OUT2/LPTIM2_ETR/SPI1_SCK/TIM2_CH1/TIM2_ETR/TIM8_CH1Npassive
L5PC4/ADC1_IN13/COMP1_INM/OCTOSPIM_P1_IO7/USART3_TXpassive
L6VSSpassive
L7PG0/FMC_A10/OCTOSPIM_P2_IO4/TSC_G8_IO3passive
L8PE10/DFSDM1_DATIN4/FMC_D7/FMC_DA7/LTDC_G3/OCTOSPIM_P1_CLK/~{SAI1_MCLK_B}/TIM1_CH2N/TSC_G5_IO1passive
L9PB10/COMP1/DFSDM1/I2C2/I2C4/LPUART1/OCTOSPIM/SAI1/SPI2/TIM2/TSC/USART3passive
M1VSSpassive
M2VDDpassive
M3PA3/ADC1/LPUART1/OCTOSPIM/OPAMP1/SAI1/TIM15/TIM2/TIM5/USART2passive
M4PA7/ADC1_IN12/I2C3_SCL/OCTOSPIM_P1_IO2/OPAMP2_VINM/SPI1_MOSI/TIM17_CH1/TIM1_CH1N/TIM3_CH2/TIM8_CH1Npassive
M5PB0/ADC1/COMP1/OCTOSPIM/OPAMP2/SAI1/SPI1/TIM1/TIM3/TIM8/USART3passive
M6VDDpassive
M7PF14/DFSDM1_CKIN6/FMC_A8/I2C4_SCL/LTDC_G0/TSC_G8_IO1passive
M8PG1/FMC_A11/OCTOSPIM_P2_IO5/TSC_G8_IO4passive
M9PE12/DFSDM1_DATIN5/FMC_D9/FMC_DA9/LTDC_G5/OCTOSPIM_P1_IO0/~{SPI1_NSS}/TIM1_CH3N/TSC_G5_IO3passive
A10PA14_(JTCK/I2C1_SMBA/I2C4_SMBA/LPTIM1_OUT/~{SAI1_FS_B}/SYS_JTCK-SWCLK/USB_OTG_FS_SOF/SWCLK)passive
A11VDDpassive
A12VSSpassive
B10PA13_(JTMS/IR_OUT/~{SAI1_SD_B}/SYS_JTMS-SWDIO/~{USB_OTG_FS_NOE}/SWDIO)passive
B11PA12/CAN1_TX/SPI1_MOSI/TIM1_ETR/USART1_DE/USART1_RTS/USB_OTG_FS_DPpassive
B12PA11/ADC1_EXTI11/CAN1_RX/SPI1_MISO/~{TIM1_BKIN2}/TIM1_CH4/USART1_CTS/~{USART1_NSS}/USB_OTG_FS_DMpassive
C10PA10/DCMI_D1/SAI1_D1/SAI1_SD_A/~{TIM17_BKIN}/TIM1_CH3/USART1_RX/USB_OTG_FS_IDpassive
C11VDDUSBpassive
C12PC9/DAC1/DCMI/I2C3/SAI2/SDMMC1/SYS/TIM3/TIM8/TSC/USBpassive
D10PA9/DAC1_EXTI9/DCMI_D0/SAI1_FS_A/SPI2_SCK/~{TIM15_BKIN}/TIM1_CH2/USART1_TX/USB_OTG_FS_VBUSpassive
D11PA8/LPTIM2_OUT/RCC_MCO/SAI1_CK2/SAI1_SCK_A/TIM1_CH1/USART1_CK/USB_OTG_FS_SOFpassive
D12PC6/DCMI_D0/DFSDM1_CKIN3/LTDC_R0/SAI2_MCLK_A/SDMMC1_D0DIR/SDMMC1_D6/TIM3_CH1/TIM8_CH1/TSC_G4_IO1passive
E10PC8/DCMI_D2/SDMMC1_D0/TIM3_CH3/TIM8_CH3/TSC_G4_IO3passive
E11PG7/DFSDM1_CKOUT/FMC_INT/I2C3_SCL/LPUART1_TX/OCTOSPIM_P2_DQS/SAI1_CK1/SAI1_MCLK_Apassive
E12VDDIO2passive
F10PG4/FMC_A14/~{SAI2_MCLK_B}/SPI1_MOSIpassive
F11VSSpassive
F12PG2/FMC_A12/~{SAI2_SCK_B}/SPI1_SCKpassive
G10PD13/FMC_A18/I2C4_SDA/LPTIM2_OUT/TIM4_CH2/TSC_G6_IO4passive
G11PD11/ADC1/FMC/I2C4/LPTIM2/LTDC/SAI2/TSC/USART3passive
G12VDDpassive
H10PD8/DCMI_HSYNC/FMC_D13/FMC_DA13/LTDC_R3/USART3_TXpassive
H11DSIHOST_D1P/DSIHOST_D1Ppassive
H12DSIHOST_D1N/DSIHOST_D1Npassive
J10VSSDSIpassive
J11DSIHOST_CKP/DSIHOST_CKPpassive
J12DSIHOST_CKN/DSIHOST_CKNpassive
K10PB14/DFSDM1/I2C2/SAI2/SPI2/TIM15/TIM1/TIM8/TSC/USART3passive
K11DSIHOST_D0P/DSIHOST_D0Ppassive
K12DSIHOST_D0N/DSIHOST_D0Npassive
L10PB12/DFSDM1/I2C2/LPUART1/SAI2/SPI2/TIM15/TIM1/TSC/USART3passive
L11VDDpassive
L12VCAPDSIpassive
M10PE14/FMC_D11/FMC_DA11/LTDC_G7/OCTOSPIM_P1_IO2/SPI1_MISO/~{TIM1_BKIN2}/TIM1_CH4passive
M11PB13/DFSDM1/I2C2/LPUART1/SAI2/SPI2/TIM15/TIM1/TSC/USART3passive
M12VSSpassive

Provenance

Credit
Celestial Altium Library by Issus and contributors (https://github.com/issus/altium-library)
Licence
LicenseRef-Celestial-Altium
Link method
none
Cross-check
not confirmed