Get Trace

Reference layout

EscDesign

AVSRAVITEJA-escDesign-escDesign-layout

Loading the viewer…

AVSRAVITEJA-escDesign-escDesign-layout

The project archive carries the board, its project file and the upstream licence. The archive is zstd-compressed (tar.zst).

32Placed parts
55Nets
2Copper layers
75.95 × 59.44 mmBoard size
yesRouted
KiCad 9File format

Bill of materials

32 distinct parts

32 resolve to something in the catalog — click through to the footprint.

RefValueFootprintQty
A2Arduino_Nano_v2.xModule:Arduino_Nano
C1470nFCapacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
C21uFCapacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
C3100nFCapacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
C41uFCapacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
C5220nFCapacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
C610nFCapacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
C7470nFCapacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
C8470nFCapacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
C9470nFCapacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
D1DDiode_THT:D_DO-201AD_P15.24mm_Horizontal
D2DDiode_THT:D_DO-201AD_P15.24mm_Horizontal
J1CUI_PD-30Connector:CUI_PD-30
R11kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
R101kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
R111kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
R121kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
R21Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
R31Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
R41Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
R51Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
R61Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
R710kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
R810kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
R910kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
RV110kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
RV210kResistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
U10LM311Package_DIP:CERDIP-8_W7.62mm_SideBrazed
U2~Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
U7LM311Package_DIP:CERDIP-8_W7.62mm_SideBrazed
U8LM311Package_DIP:CERDIP-8_W7.62mm_SideBrazed
U9LM311Package_DIP:CERDIP-8_W7.62mm_SideBrazed

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.