Get Trace

Reference layout

PSU

Chip90125-PSU-PSU-layout

Loading the viewer…

Chip90125-PSU-PSU-layout

The project archive carries the board, its project file and the upstream licence. The archive is zstd-compressed (tar.zst).

26Placed parts
11Nets
2Copper layers
188.25 × 93 mmBoard size
yesRouted
KiCad 9File format

Bill of materials

26 distinct parts

26 resolve to something in the catalog — click through to the footprint.

RefValueFootprintQty
C12200uF\35vCapacitor_THT:CP_Radial_D25.0mm_P10.00mm_SnapIn
C1010uF\25vCapacitor_THT:C_Radial_D5.0mm_H11.0mm_P2.00mm
C1110uF\25vCapacitor_THT:CP_Radial_D25.0mm_P10.00mm_SnapIn
C121uF\25vCapacitor_THT:C_Radial_D5.0mm_H11.0mm_P2.00mm
C22200uf\50vCapacitor_THT:C_Axial_L12.0mm_D7.5mm_P15.00mm_Horizontal
C3100nF\25vCapacitor_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
C4100nf\25vCapacitor_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
C510uF\25vCapacitor_SMD:CP_Elec_4x3
C610uF\25vCapacitor_THT:CP_Radial_D8.0mm_P5.00mm
C71uFCapacitor_THT:C_Axial_L3.8mm_D2.6mm_P15.00mm_Horizontal
C81ufCapacitor_THT:C_Axial_L3.8mm_D2.6mm_P15.00mm_Horizontal
C9100uF\35vCapacitor_THT:CP_Radial_D25.0mm_P10.00mm_SnapIn
D1GBU8ADiode_THT:Diode_Bridge_Vishay_GBU
D2LEDLED_THT:LED_D1.8mm_W1.8mm_H2.4mm_Horizontal_O1.27mm_Z1.6mm
D3LEDLED_THT:LED_D1.8mm_W1.8mm_H2.4mm_Horizontal_O1.27mm_Z1.6mm
D4LEDLED_THT:LED_D1.8mm_W1.8mm_H2.4mm_Horizontal_O1.27mm_Z1.6mm
J1Conn_01x01_SocketConnector:JWT_A3963_1x02_P3.96mm_Vertical
J2Conn_01x01_SocketConnector:JWT_A3963_1x02_P3.96mm_Vertical
J3Conn_01x01_SocketConnector:JWT_A3963_1x02_P3.96mm_Vertical
J4Conn_01x04Connector_Molex:Molex_KK-396_A-41791-0004_1x04_P3.96mm_Vertical
R12000Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal
R22000Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal
R32000Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal
U1L7812Package_TO_SOT_THT:TO-220-3_Vertical
U2L7912Package_TO_SOT_THT:TO-220-3_Vertical
U3L7805Package_TO_SOT_THT:TO-220-3_Vertical

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.