Reference layout

Flatsat BOARD5

oresat-oresat-flatsat-board5-oresat-flatsat-layout

Loading the viewer…

oresat-oresat-flatsat-board5-oresat-flatsat-layout

The project archive carries the board, its project file and the upstream licence. The archive is zstd-compressed (tar.zst).

30Placed parts
46Nets
2Copper layers
36 × 52 mmBoard size
yesRouted
KiCad 9File format

Bill of materials

30 distinct parts

13 resolve to something in the catalog — click through to the footprint.

RefValueFootprintQty
C1100nCapacitor_SMD:C_0603_1608Metric
C2470pCapacitor_SMD:C_0603_1608Metric
C32.2uCapacitor_SMD:C_0603_1608Metric
D1ZLLS410TADiode_SMD:D_SOD-323
D2ZLLS410TADiode_SMD:D_SOD-323
J1 2-1734592-0oresat-connectors:J-TE_2-1734592-0_FFC_MIRRORED
J2Conn_01x05Connector_PinHeader_2.54mm:PinHeader_1x05_P2.54mm_Vertical
J50676430910Connector_USB:USB_A_Molex_67643_Horizontal
J6629105150521Connector_USB:USB_Micro-B_Wuerth_629105150521_CircularHoles
PCB1STLINK-V3MODSoresat-pcbs:STLINK-V3MOS
R110kResistor_SMD:R_0603_1608Metric
SW1PCM13SMTRoresat-misc:SW-CK-PCM13SMTR
SW2B3F-1000Button_Switch_THT:SW_PUSH_6mm
SW3CFS-0103TBButton_Switch_SMD:SW_DIP_SPSTx01_Slide_Copal_CHS-01B_W7.62mm_P1.27mm
SW4CFS-0103TBButton_Switch_SMD:SW_DIP_SPSTx01_Slide_Copal_CHS-01B_W7.62mm_P1.27mm
TP1TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP10TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP11TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP12TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP13TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP14TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP2TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP3TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP4TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP5TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP6TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP7TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP8TestPoint-MinTHoresat-misc:TestPoint-MinTH
TP9TestPoint-MinTHoresat-misc:TestPoint-MinTH
U1MIC5205-3.3YM5Package_TO_SOT_SMD:SOT-23-5

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.