Reference layout

Callisto

thekakkun-Callisto-Callisto-layout

Loading the viewer…

thekakkun-Callisto-Callisto-layout

The project archive carries the board, its project file and the upstream licence. The archive is zstd-compressed (tar.zst).

34Placed parts
86Nets
2Copper layers
99.06 × 97.66 mmBoard size
yesRouted
KiCad 6File format

Bill of materials

30 distinct parts

27 resolve to something in the catalog — click through to the footprint.

RefValueFootprintQty
9VDCTestPoint_Plated_Hole_D2.0mmTestPoint:TestPoint_Plated_Hole_D2.0mm
C10.1U/50VCapacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
C247U/25VCapacitor_THT:CP_Radial_D5.0mm_P2.50mm
C3220U/6.3VCapacitor_THT:CP_Radial_D6.3mm_P2.50mm
C40.1U/50VCapacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
C547U/25VCapacitor_THT:CP_Radial_D5.0mm_P2.50mm
C622U/100VCapacitor_THT:CP_Radial_D6.3mm_P2.50mm
C70.1U/100VCapacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
C80.1U/50VCapacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
D11N5817Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal
D2MBR160Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal
D3MBR160Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal
D41N5262BDiode_THT:D_DO-41_SOD81_P10.16mm_Horizontal
DS1IV-18callisto:IV-18
F1FuseFuse:Fuse_Littelfuse_395Series
J1Jack-DCConnector_BarrelJack:BarrelJack_Horizontal
J2Conn_01x20Connector_IDC:IDC-Header_2x10_P2.54mm_Vertical
J3Conn_01x20Connector_IDC:IDC-Header_2x10_P2.54mm_Vertical
L12220HInductor_THT:L_Radial_D9.5mm_P5.00mm_Fastron_07HVP
Q1IRLD110PBFPackage_DIP:Vishay_HVM-DIP-3_W7.62mm
R1LDR07Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
R210KResistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
R322Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
REF**MountingHole_3.2mm_M3_PadMountingHole:MountingHole_3.2mm_M3_Pad
TP1TouchpadConnector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
U1ESP32-DevKitCcallisto:ESP32 DevKitC
U2L7805callisto:L7805_with_heatsink
U3MAX6921AWI+Package_SO:SOIC-28W_7.5x17.9mm_P1.27mm
VBBTestPoint_Plated_Hole_D2.0mmTestPoint:TestPoint_Plated_Hole_D2.0mm
VCCTestPoint_Plated_Hole_D2.0mmTestPoint:TestPoint_Plated_Hole_D2.0mm

Provenance

Commit
unknown
Licence
CC-BY-4.0

How it is used

Trace's agent reads this design as context — what parts a board like this carries, how they are grouped across sheets, what a plausible layer stack and board size look like for the job. It is not copied. The licence above is permissive, and it, the repository and the commit are recorded so the origin of anything derived from it is always answerable.